Path: blob/master/arch/sh/include/cpu-sh3/cpu/mmu_context.h
26495 views
/* SPDX-License-Identifier: GPL-2.01*2* include/asm-sh/cpu-sh3/mmu_context.h3*4* Copyright (C) 1999 Niibe Yutaka5*/6#ifndef __ASM_CPU_SH3_MMU_CONTEXT_H7#define __ASM_CPU_SH3_MMU_CONTEXT_H89#define MMU_PTEH 0xFFFFFFF0 /* Page table entry register HIGH */10#define MMU_PTEL 0xFFFFFFF4 /* Page table entry register LOW */11#define MMU_TTB 0xFFFFFFF8 /* Translation table base register */12#define MMU_TEA 0xFFFFFFFC /* TLB Exception Address */1314#define MMUCR 0xFFFFFFE0 /* MMU Control Register */15#define MMUCR_TI (1 << 2) /* TLB flush bit */1617#define MMU_TLB_ADDRESS_ARRAY 0xF200000018#define MMU_PAGE_ASSOC_BIT 0x801920#define MMU_NTLB_ENTRIES 128 /* for 7708 */21#define MMU_NTLB_WAYS 422#define MMU_CONTROL_INIT 0x007 /* SV=0, TF=1, IX=1, AT=1 */2324#define TRA 0xffffffd025#define EXPEVT 0xffffffd42627#if defined(CONFIG_CPU_SUBTYPE_SH7705) || \28defined(CONFIG_CPU_SUBTYPE_SH7706) || \29defined(CONFIG_CPU_SUBTYPE_SH7707) || \30defined(CONFIG_CPU_SUBTYPE_SH7709) || \31defined(CONFIG_CPU_SUBTYPE_SH7710) || \32defined(CONFIG_CPU_SUBTYPE_SH7712) || \33defined(CONFIG_CPU_SUBTYPE_SH7720) || \34defined(CONFIG_CPU_SUBTYPE_SH7721)35#define INTEVT 0xa4000000 /* INTEVTE2(0xa4000000) */36#else37#define INTEVT 0xffffffd838#endif3940#endif /* __ASM_CPU_SH3_MMU_CONTEXT_H */41424344