Path: blob/master/arch/xtensa/include/asm/kmem_layout.h
26442 views
/*1* Kernel virtual memory layout definitions.2*3* This file is subject to the terms and conditions of the GNU General4* Public License. See the file "COPYING" in the main directory of5* this archive for more details.6*7* Copyright (C) 2016 Cadence Design Systems Inc.8*/910#ifndef _XTENSA_KMEM_LAYOUT_H11#define _XTENSA_KMEM_LAYOUT_H1213#include <asm/core.h>14#include <asm/types.h>1516#ifdef CONFIG_MMU1718/*19* Fixed TLB translations in the processor.20*/2122#define XCHAL_PAGE_TABLE_VADDR __XTENSA_UL_CONST(0x80000000)23#define XCHAL_PAGE_TABLE_SIZE __XTENSA_UL_CONST(0x00400000)2425#if defined(CONFIG_XTENSA_KSEG_MMU_V2)2627#define XCHAL_KSEG_CACHED_VADDR __XTENSA_UL_CONST(0xd0000000)28#define XCHAL_KSEG_BYPASS_VADDR __XTENSA_UL_CONST(0xd8000000)29#define XCHAL_KSEG_SIZE __XTENSA_UL_CONST(0x08000000)30#define XCHAL_KSEG_ALIGNMENT __XTENSA_UL_CONST(0x08000000)31#define XCHAL_KSEG_TLB_WAY 532#define XCHAL_KIO_TLB_WAY 63334#elif defined(CONFIG_XTENSA_KSEG_256M)3536#define XCHAL_KSEG_CACHED_VADDR __XTENSA_UL_CONST(0xb0000000)37#define XCHAL_KSEG_BYPASS_VADDR __XTENSA_UL_CONST(0xc0000000)38#define XCHAL_KSEG_SIZE __XTENSA_UL_CONST(0x10000000)39#define XCHAL_KSEG_ALIGNMENT __XTENSA_UL_CONST(0x10000000)40#define XCHAL_KSEG_TLB_WAY 641#define XCHAL_KIO_TLB_WAY 64243#elif defined(CONFIG_XTENSA_KSEG_512M)4445#define XCHAL_KSEG_CACHED_VADDR __XTENSA_UL_CONST(0xa0000000)46#define XCHAL_KSEG_BYPASS_VADDR __XTENSA_UL_CONST(0xc0000000)47#define XCHAL_KSEG_SIZE __XTENSA_UL_CONST(0x20000000)48#define XCHAL_KSEG_ALIGNMENT __XTENSA_UL_CONST(0x10000000)49#define XCHAL_KSEG_TLB_WAY 650#define XCHAL_KIO_TLB_WAY 65152#else53#error Unsupported KSEG configuration54#endif5556#ifdef CONFIG_KSEG_PADDR57#define XCHAL_KSEG_PADDR __XTENSA_UL_CONST(CONFIG_KSEG_PADDR)58#else59#define XCHAL_KSEG_PADDR __XTENSA_UL_CONST(0x00000000)60#endif6162#if XCHAL_KSEG_PADDR & (XCHAL_KSEG_ALIGNMENT - 1)63#error XCHAL_KSEG_PADDR is not properly aligned to XCHAL_KSEG_ALIGNMENT64#endif6566#endif6768/* KIO definition */6970#if XCHAL_HAVE_PTP_MMU71#define XCHAL_KIO_CACHED_VADDR 0xe000000072#define XCHAL_KIO_BYPASS_VADDR 0xf000000073#define XCHAL_KIO_DEFAULT_PADDR 0xf000000074#else75#define XCHAL_KIO_BYPASS_VADDR XCHAL_KIO_PADDR76#define XCHAL_KIO_DEFAULT_PADDR 0x9000000077#endif78#define XCHAL_KIO_SIZE 0x100000007980#if (!XCHAL_HAVE_PTP_MMU || XCHAL_HAVE_SPANNING_WAY) && defined(CONFIG_USE_OF)81#define XCHAL_KIO_PADDR xtensa_get_kio_paddr()82#ifndef __ASSEMBLER__83extern unsigned long xtensa_kio_paddr;8485static inline unsigned long xtensa_get_kio_paddr(void)86{87return xtensa_kio_paddr;88}89#endif90#else91#define XCHAL_KIO_PADDR XCHAL_KIO_DEFAULT_PADDR92#endif9394/* KERNEL_STACK definition */9596#ifndef CONFIG_KASAN97#define KERNEL_STACK_SHIFT 1398#else99#define KERNEL_STACK_SHIFT 15100#endif101#define KERNEL_STACK_SIZE (1 << KERNEL_STACK_SHIFT)102103#endif104105106