CoCalc -- ivpu_hw_40xx

GitHub Repository: torvalds/linux
Path: blob/master/drivers/accel/ivpu/ivpu_hw_40xx_reg.h
²⁶⁴²⁸ views
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
/*
3
 * Copyright (C) 2020-2023 Intel Corporation
4
 */
5

6
#ifndef __IVPU_HW_40XX_REG_H__
7
#define __IVPU_HW_40XX_REG_H__
8

9
#include <linux/bits.h>
10

11
#define VPU_40XX_HOST_SS_CPR_CLK_EN					0x00000080u
12
#define VPU_40XX_HOST_SS_CPR_CLK_EN_TOP_NOC_MASK			BIT_MASK(1)
13
#define VPU_40XX_HOST_SS_CPR_CLK_EN_DSS_MAS_MASK			BIT_MASK(10)
14
#define VPU_40XX_HOST_SS_CPR_CLK_EN_CSS_MAS_MASK			BIT_MASK(11)
15

16
#define VPU_40XX_HOST_SS_CPR_CLK_SET					0x00000084u
17
#define VPU_40XX_HOST_SS_CPR_CLK_SET_TOP_NOC_MASK			BIT_MASK(1)
18
#define VPU_40XX_HOST_SS_CPR_CLK_SET_DSS_MAS_MASK			BIT_MASK(10)
19
#define VPU_40XX_HOST_SS_CPR_CLK_SET_MSS_MAS_MASK			BIT_MASK(11)
20

21
#define VPU_40XX_HOST_SS_CPR_RST_EN					0x00000090u
22
#define VPU_40XX_HOST_SS_CPR_RST_EN_TOP_NOC_MASK			BIT_MASK(1)
23
#define VPU_40XX_HOST_SS_CPR_RST_EN_DSS_MAS_MASK			BIT_MASK(10)
24
#define VPU_40XX_HOST_SS_CPR_RST_EN_CSS_MAS_MASK			BIT_MASK(11)
25

26
#define VPU_40XX_HOST_SS_CPR_RST_SET					0x00000094u
27
#define VPU_40XX_HOST_SS_CPR_RST_SET_TOP_NOC_MASK			BIT_MASK(1)
28
#define VPU_40XX_HOST_SS_CPR_RST_SET_DSS_MAS_MASK			BIT_MASK(10)
29
#define VPU_40XX_HOST_SS_CPR_RST_SET_MSS_MAS_MASK			BIT_MASK(11)
30

31
#define VPU_40XX_HOST_SS_CPR_RST_CLR					0x00000098u
32
#define VPU_40XX_HOST_SS_CPR_RST_CLR_TOP_NOC_MASK			BIT_MASK(1)
33
#define VPU_40XX_HOST_SS_CPR_RST_CLR_DSS_MAS_MASK			BIT_MASK(10)
34
#define VPU_40XX_HOST_SS_CPR_RST_CLR_MSS_MAS_MASK			BIT_MASK(11)
35

36
#define VPU_40XX_HOST_SS_HW_VERSION					0x00000108u
37
#define VPU_40XX_HOST_SS_HW_VERSION_SOC_REVISION_MASK			GENMASK(7, 0)
38
#define VPU_40XX_HOST_SS_HW_VERSION_SOC_NUMBER_MASK			GENMASK(15, 8)
39
#define VPU_40XX_HOST_SS_HW_VERSION_VPU_GENERATION_MASK			GENMASK(23, 16)
40

41
#define VPU_40XX_HOST_SS_SW_VERSION					0x0000010cu
42

43
#define VPU_40XX_HOST_SS_GEN_CTRL					0x00000118u
44
#define VPU_40XX_HOST_SS_GEN_CTRL_PS_MASK				GENMASK(31, 29)
45

46
#define VPU_40XX_HOST_SS_NOC_QREQN					0x00000154u
47
#define VPU_40XX_HOST_SS_NOC_QREQN_TOP_SOCMMIO_MASK			BIT_MASK(0)
48

49
#define VPU_40XX_HOST_SS_NOC_QACCEPTN					0x00000158u
50
#define VPU_40XX_HOST_SS_NOC_QACCEPTN_TOP_SOCMMIO_MASK			BIT_MASK(0)
51

52
#define VPU_40XX_HOST_SS_NOC_QDENY					0x0000015cu
53
#define VPU_40XX_HOST_SS_NOC_QDENY_TOP_SOCMMIO_MASK			BIT_MASK(0)
54

55
#define VPU_40XX_TOP_NOC_QREQN						0x00000160u
56
#define VPU_40XX_TOP_NOC_QREQN_CPU_CTRL_MASK				BIT_MASK(0)
57
#define VPU_40XX_TOP_NOC_QREQN_HOSTIF_L2CACHE_MASK			BIT_MASK(2)
58

59
#define VPU_40XX_TOP_NOC_QACCEPTN					0x00000164u
60
#define VPU_40XX_TOP_NOC_QACCEPTN_CPU_CTRL_MASK				BIT_MASK(0)
61
#define VPU_40XX_TOP_NOC_QACCEPTN_HOSTIF_L2CACHE_MASK			BIT_MASK(2)
62

63
#define VPU_40XX_TOP_NOC_QDENY						0x00000168u
64
#define VPU_40XX_TOP_NOC_QDENY_CPU_CTRL_MASK				BIT_MASK(0)
65
#define VPU_40XX_TOP_NOC_QDENY_HOSTIF_L2CACHE_MASK			BIT_MASK(2)
66

67
#define VPU_40XX_HOST_SS_FW_SOC_IRQ_EN					0x00000170u
68
#define VPU_40XX_HOST_SS_FW_SOC_IRQ_EN_CSS_ROM_CMX_MASK			BIT_MASK(0)
69
#define VPU_40XX_HOST_SS_FW_SOC_IRQ_EN_CSS_DBG_MASK			BIT_MASK(1)
70
#define VPU_40XX_HOST_SS_FW_SOC_IRQ_EN_CSS_CTRL_MASK			BIT_MASK(2)
71
#define VPU_40XX_HOST_SS_FW_SOC_IRQ_EN_DEC400_MASK			BIT_MASK(3)
72
#define VPU_40XX_HOST_SS_FW_SOC_IRQ_EN_MSS_NCE_MASK			BIT_MASK(4)
73
#define VPU_40XX_HOST_SS_FW_SOC_IRQ_EN_MSS_MBI_MASK			BIT_MASK(5)
74
#define VPU_40XX_HOST_SS_FW_SOC_IRQ_EN_MSS_MBI_CMX_MASK			BIT_MASK(6)
75

76
#define VPU_40XX_HOST_SS_ICB_STATUS_0					0x00010210u
77
#define VPU_40XX_HOST_SS_ICB_STATUS_0_TIMER_0_INT_MASK			BIT_MASK(0)
78
#define VPU_40XX_HOST_SS_ICB_STATUS_0_TIMER_1_INT_MASK			BIT_MASK(1)
79
#define VPU_40XX_HOST_SS_ICB_STATUS_0_TIMER_2_INT_MASK			BIT_MASK(2)
80
#define VPU_40XX_HOST_SS_ICB_STATUS_0_TIMER_3_INT_MASK			BIT_MASK(3)
81
#define VPU_40XX_HOST_SS_ICB_STATUS_0_HOST_IPC_FIFO_INT_MASK		BIT_MASK(4)
82
#define VPU_40XX_HOST_SS_ICB_STATUS_0_MMU_IRQ_0_INT_MASK		BIT_MASK(5)
83
#define VPU_40XX_HOST_SS_ICB_STATUS_0_MMU_IRQ_1_INT_MASK		BIT_MASK(6)
84
#define VPU_40XX_HOST_SS_ICB_STATUS_0_MMU_IRQ_2_INT_MASK		BIT_MASK(7)
85
#define VPU_40XX_HOST_SS_ICB_STATUS_0_NOC_FIREWALL_INT_MASK		BIT_MASK(8)
86
#define VPU_40XX_HOST_SS_ICB_STATUS_0_CPU_INT_REDIRECT_0_INT_MASK	BIT_MASK(30)
87
#define VPU_40XX_HOST_SS_ICB_STATUS_0_CPU_INT_REDIRECT_1_INT_MASK	BIT_MASK(31)
88

89
#define VPU_40XX_HOST_SS_ICB_STATUS_1					0x00010214u
90
#define VPU_40XX_HOST_SS_ICB_STATUS_1_CPU_INT_REDIRECT_2_INT_MASK	BIT_MASK(0)
91
#define VPU_40XX_HOST_SS_ICB_STATUS_1_CPU_INT_REDIRECT_3_INT_MASK	BIT_MASK(1)
92
#define VPU_40XX_HOST_SS_ICB_STATUS_1_CPU_INT_REDIRECT_4_INT_MASK	BIT_MASK(2)
93

94
#define VPU_40XX_HOST_SS_ICB_CLEAR_0					0x00010220u
95
#define VPU_40XX_HOST_SS_ICB_CLEAR_1					0x00010224u
96
#define VPU_40XX_HOST_SS_ICB_ENABLE_0					0x00010240u
97
#define VPU_40XX_HOST_SS_ICB_ENABLE_1					0x00010244u
98

99
#define VPU_40XX_HOST_SS_TIM_IPC_FIFO_ATM				0x000200f4u
100

101
#define VPU_40XX_HOST_SS_TIM_IPC_FIFO_STAT				0x000200fcu
102
#define VPU_40XX_HOST_SS_TIM_IPC_FIFO_STAT_FILL_LEVEL_MASK		GENMASK(23, 16)
103

104
#define VPU_40XX_HOST_SS_AON_PWR_ISO_EN0				0x00030020u
105
#define VPU_40XX_HOST_SS_AON_PWR_ISO_EN0_CSS_CPU_MASK			BIT_MASK(3)
106

107
#define VPU_40XX_HOST_SS_AON_PWR_ISLAND_EN0				0x00030024u
108
#define VPU_40XX_HOST_SS_AON_PWR_ISLAND_EN0_CSS_CPU_MASK		BIT_MASK(3)
109

110
#define VPU_40XX_HOST_SS_AON_PWR_ISLAND_TRICKLE_EN0			0x00030028u
111
#define VPU_40XX_HOST_SS_AON_PWR_ISLAND_TRICKLE_EN0_CSS_CPU_MASK	BIT_MASK(3)
112

113
#define VPU_40XX_HOST_SS_AON_PWR_ISLAND_STATUS0				0x0003002cu
114
#define VPU_40XX_HOST_SS_AON_PWR_ISLAND_STATUS0_CSS_CPU_MASK		BIT_MASK(3)
115

116
#define VPU_50XX_HOST_SS_AON_PWR_ISLAND_EN_POST_DLY			0x00030068u
117
#define VPU_50XX_HOST_SS_AON_PWR_ISLAND_EN_POST_DLY_POST_DLY_MASK	GENMASK(7, 0)
118
#define VPU_50XX_HOST_SS_AON_PWR_ISLAND_EN_POST_DLY_POST1_DLY_MASK	GENMASK(15, 8)
119
#define VPU_50XX_HOST_SS_AON_PWR_ISLAND_EN_POST_DLY_POST2_DLY_MASK	GENMASK(23, 16)
120

121
#define VPU_50XX_HOST_SS_AON_PWR_ISLAND_STATUS_DLY			0x0003006cu
122
#define VPU_50XX_HOST_SS_AON_PWR_ISLAND_STATUS_DLY_STATUS_DLY_MASK	GENMASK(7, 0)
123

124
#define VPU_40XX_HOST_SS_AON_IDLE_GEN					0x00030200u
125
#define VPU_40XX_HOST_SS_AON_IDLE_GEN_EN_MASK				BIT_MASK(0)
126
#define VPU_40XX_HOST_SS_AON_IDLE_GEN_HW_PG_EN_MASK			BIT_MASK(1)
127

128
#define VPU_40XX_HOST_SS_AON_DPU_ACTIVE					0x00030204u
129
#define VPU_40XX_HOST_SS_AON_DPU_ACTIVE_DPU_ACTIVE_MASK			BIT_MASK(0)
130

131
#define VPU_50XX_HOST_SS_AON_FABRIC_REQ_OVERRIDE			0x00030210u
132
#define VPU_50XX_HOST_SS_AON_FABRIC_REQ_OVERRIDE_REQ_OVERRIDE_MASK      BIT_MASK(0)
133

134
#define VPU_40XX_HOST_SS_VERIFICATION_ADDRESS_LO			0x00040040u
135
#define VPU_40XX_HOST_SS_VERIFICATION_ADDRESS_LO_DONE_MASK		BIT_MASK(0)
136
#define VPU_40XX_HOST_SS_VERIFICATION_ADDRESS_LO_IOSF_RS_ID_MASK	GENMASK(2, 1)
137
#define VPU_40XX_HOST_SS_VERIFICATION_ADDRESS_LO_IMAGE_LOCATION_MASK	GENMASK(31, 3)
138

139
#define VPU_40XX_HOST_SS_WORKPOINT_CONFIG_MIRROR			0x00082020u
140
#define VPU_40XX_HOST_SS_WORKPOINT_CONFIG_MIRROR_FINAL_PLL_FREQ_MASK	GENMASK(15, 0)
141
#define VPU_40XX_HOST_SS_WORKPOINT_CONFIG_MIRROR_CONFIG_ID_MASK		GENMASK(31, 16)
142

143
#define VPU_40XX_HOST_IF_TCU_PTW_OVERRIDES				0x00360000u
144
#define VPU_40XX_HOST_IF_TCU_PTW_OVERRIDES_CACHE_OVERRIDE_EN_MASK	BIT_MASK(0)
145
#define VPU_40XX_HOST_IF_TCU_PTW_OVERRIDES_AWCACHE_OVERRIDE_MASK	BIT_MASK(1)
146
#define VPU_40XX_HOST_IF_TCU_PTW_OVERRIDES_ARCACHE_OVERRIDE_MASK	BIT_MASK(2)
147
#define VPU_40XX_HOST_IF_TCU_PTW_OVERRIDES_SNOOP_OVERRIDE_EN_MASK	BIT_MASK(3)
148
#define VPU_40XX_HOST_IF_TCU_PTW_OVERRIDES_AW_SNOOP_OVERRIDE_MASK	BIT_MASK(4)
149
#define VPU_40XX_HOST_IF_TCU_PTW_OVERRIDES_AR_SNOOP_OVERRIDE_MASK	BIT_MASK(5)
150
#define VPU_40XX_HOST_IF_TCU_PTW_OVERRIDES_PTW_AW_CONTEXT_FLAG_MASK	GENMASK(10, 6)
151
#define VPU_40XX_HOST_IF_TCU_PTW_OVERRIDES_PTW_AR_CONTEXT_FLAG_MASK	GENMASK(15, 11)
152

153
#define VPU_40XX_HOST_IF_TBU_MMUSSIDV					0x00360004u
154
#define VPU_40XX_HOST_IF_TBU_MMUSSIDV_TBU0_AWMMUSSIDV_MASK		BIT_MASK(0)
155
#define VPU_40XX_HOST_IF_TBU_MMUSSIDV_TBU0_ARMMUSSIDV_MASK		BIT_MASK(1)
156
#define VPU_40XX_HOST_IF_TBU_MMUSSIDV_TBU1_AWMMUSSIDV_MASK		BIT_MASK(2)
157
#define VPU_40XX_HOST_IF_TBU_MMUSSIDV_TBU1_ARMMUSSIDV_MASK		BIT_MASK(3)
158
#define VPU_40XX_HOST_IF_TBU_MMUSSIDV_TBU2_AWMMUSSIDV_MASK		BIT_MASK(4)
159
#define VPU_40XX_HOST_IF_TBU_MMUSSIDV_TBU2_ARMMUSSIDV_MASK		BIT_MASK(5)
160
#define VPU_40XX_HOST_IF_TBU_MMUSSIDV_TBU3_AWMMUSSIDV_MASK		BIT_MASK(6)
161
#define VPU_40XX_HOST_IF_TBU_MMUSSIDV_TBU3_ARMMUSSIDV_MASK		BIT_MASK(7)
162
#define VPU_40XX_HOST_IF_TBU_MMUSSIDV_TBU4_AWMMUSSIDV_MASK		BIT_MASK(8)
163
#define VPU_40XX_HOST_IF_TBU_MMUSSIDV_TBU4_ARMMUSSIDV_MASK		BIT_MASK(9)
164

165
#define VPU_40XX_CPU_SS_DSU_LEON_RT_BASE				0x04000000u
166
#define VPU_40XX_CPU_SS_DSU_LEON_RT_DSU_CTRL				0x04000000u
167
#define VPU_40XX_CPU_SS_DSU_LEON_RT_PC_REG				0x04400010u
168
#define VPU_40XX_CPU_SS_DSU_LEON_RT_NPC_REG				0x04400014u
169
#define VPU_40XX_CPU_SS_DSU_LEON_RT_DSU_TRAP_REG			0x04400020u
170

171
#define VPU_40XX_CPU_SS_TIM_WATCHDOG					0x0102009cu
172
#define VPU_40XX_CPU_SS_TIM_WDOG_EN					0x010200a4u
173
#define VPU_40XX_CPU_SS_TIM_SAFE					0x010200a8u
174

175
#define VPU_40XX_CPU_SS_TIM_GEN_CONFIG					0x01021008u
176
#define VPU_40XX_CPU_SS_TIM_GEN_CONFIG_WDOG_TO_INT_CLR_MASK		BIT_MASK(9)
177

178
#define VPU_40XX_CPU_SS_CPR_NOC_QREQN					0x01010030u
179
#define VPU_40XX_CPU_SS_CPR_NOC_QREQN_TOP_MMIO_MASK			BIT_MASK(0)
180

181
#define VPU_40XX_CPU_SS_CPR_NOC_QACCEPTN				0x01010034u
182
#define VPU_40XX_CPU_SS_CPR_NOC_QACCEPTN_TOP_MMIO_MASK			BIT_MASK(0)
183

184
#define VPU_40XX_CPU_SS_CPR_NOC_QDENY					0x01010038u
185
#define VPU_40XX_CPU_SS_CPR_NOC_QDENY_TOP_MMIO_MASK			BIT_MASK(0)
186

187
#define VPU_40XX_CPU_SS_TIM_IPC_FIFO					0x010200f0u
188
#define VPU_40XX_CPU_SS_TIM_PERF_EXT_FREE_CNT				0x01029008u
189

190
#define VPU_40XX_CPU_SS_DOORBELL_0					0x01300000u
191
#define VPU_40XX_CPU_SS_DOORBELL_0_SET_MASK				BIT_MASK(0)
192

193
#define VPU_40XX_CPU_SS_DOORBELL_1					0x01301000u
194

195
#endif /* __IVPU_HW_40XX_REG_H__ */
196

197
Product

Resources

Company
