Book a Demo!
CoCalc Logo Icon
StoreFeaturesDocsShareSupportNewsAboutPoliciesSign UpSign In
torvalds
GitHub Repository: torvalds/linux
Path: blob/master/drivers/cpufreq/cpufreq-dt-platdev.c
26278 views
1
// SPDX-License-Identifier: GPL-2.0-only
2
/*
3
* Copyright (C) 2016 Linaro.
4
* Viresh Kumar <[email protected]>
5
*/
6
7
#include <linux/err.h>
8
#include <linux/module.h>
9
#include <linux/of.h>
10
#include <linux/platform_device.h>
11
12
#include "cpufreq-dt.h"
13
14
/*
15
* Machines for which the cpufreq device is *always* created, mostly used for
16
* platforms using "operating-points" (V1) property.
17
*/
18
static const struct of_device_id allowlist[] __initconst = {
19
{ .compatible = "allwinner,sun4i-a10", },
20
{ .compatible = "allwinner,sun5i-a10s", },
21
{ .compatible = "allwinner,sun5i-a13", },
22
{ .compatible = "allwinner,sun5i-r8", },
23
{ .compatible = "allwinner,sun6i-a31", },
24
{ .compatible = "allwinner,sun6i-a31s", },
25
{ .compatible = "allwinner,sun7i-a20", },
26
{ .compatible = "allwinner,sun8i-a23", },
27
{ .compatible = "allwinner,sun8i-a83t", },
28
{ .compatible = "allwinner,sun8i-h3", },
29
30
{ .compatible = "apm,xgene-shadowcat", },
31
32
{ .compatible = "arm,integrator-ap", },
33
{ .compatible = "arm,integrator-cp", },
34
35
{ .compatible = "hisilicon,hi3660", },
36
37
{ .compatible = "fsl,imx27", },
38
{ .compatible = "fsl,imx51", },
39
{ .compatible = "fsl,imx53", },
40
41
{ .compatible = "marvell,berlin", },
42
{ .compatible = "marvell,pxa250", },
43
{ .compatible = "marvell,pxa270", },
44
45
{ .compatible = "samsung,exynos3250", },
46
{ .compatible = "samsung,exynos4210", },
47
{ .compatible = "samsung,exynos5250", },
48
#ifndef CONFIG_BL_SWITCHER
49
{ .compatible = "samsung,exynos5800", },
50
#endif
51
52
{ .compatible = "renesas,emev2", },
53
{ .compatible = "renesas,r7s72100", },
54
{ .compatible = "renesas,r8a73a4", },
55
{ .compatible = "renesas,r8a7740", },
56
{ .compatible = "renesas,r8a7742", },
57
{ .compatible = "renesas,r8a7743", },
58
{ .compatible = "renesas,r8a7744", },
59
{ .compatible = "renesas,r8a7745", },
60
{ .compatible = "renesas,r8a7778", },
61
{ .compatible = "renesas,r8a7779", },
62
{ .compatible = "renesas,r8a7790", },
63
{ .compatible = "renesas,r8a7791", },
64
{ .compatible = "renesas,r8a7792", },
65
{ .compatible = "renesas,r8a7793", },
66
{ .compatible = "renesas,r8a7794", },
67
{ .compatible = "renesas,sh73a0", },
68
69
{ .compatible = "rockchip,rk2928", },
70
{ .compatible = "rockchip,rk3036", },
71
{ .compatible = "rockchip,rk3066a", },
72
{ .compatible = "rockchip,rk3066b", },
73
{ .compatible = "rockchip,rk3188", },
74
{ .compatible = "rockchip,rk3228", },
75
{ .compatible = "rockchip,rk3288", },
76
{ .compatible = "rockchip,rk3328", },
77
{ .compatible = "rockchip,rk3366", },
78
{ .compatible = "rockchip,rk3368", },
79
{ .compatible = "rockchip,rk3399",
80
.data = &(struct cpufreq_dt_platform_data)
81
{ .have_governor_per_policy = true, },
82
},
83
84
{ .compatible = "st-ericsson,u8500", },
85
{ .compatible = "st-ericsson,u8540", },
86
{ .compatible = "st-ericsson,u9500", },
87
{ .compatible = "st-ericsson,u9540", },
88
89
{ .compatible = "starfive,jh7110", },
90
91
{ .compatible = "ti,omap2", },
92
{ .compatible = "ti,omap4", },
93
{ .compatible = "ti,omap5", },
94
95
{ .compatible = "xlnx,zynq-7000", },
96
{ .compatible = "xlnx,zynqmp", },
97
98
{ }
99
};
100
101
/*
102
* Machines for which the cpufreq device is *not* created, mostly used for
103
* platforms using "operating-points-v2" property.
104
*/
105
static const struct of_device_id blocklist[] __initconst = {
106
{ .compatible = "airoha,en7581", },
107
108
{ .compatible = "allwinner,sun50i-a100" },
109
{ .compatible = "allwinner,sun50i-h6", },
110
{ .compatible = "allwinner,sun50i-h616", },
111
{ .compatible = "allwinner,sun50i-h618", },
112
{ .compatible = "allwinner,sun50i-h700", },
113
114
{ .compatible = "apple,arm-platform", },
115
116
{ .compatible = "arm,vexpress", },
117
118
{ .compatible = "calxeda,highbank", },
119
{ .compatible = "calxeda,ecx-2000", },
120
121
{ .compatible = "fsl,imx7ulp", },
122
{ .compatible = "fsl,imx7d", },
123
{ .compatible = "fsl,imx7s", },
124
{ .compatible = "fsl,imx8mq", },
125
{ .compatible = "fsl,imx8mm", },
126
{ .compatible = "fsl,imx8mn", },
127
{ .compatible = "fsl,imx8mp", },
128
129
{ .compatible = "marvell,armadaxp", },
130
131
{ .compatible = "mediatek,mt2701", },
132
{ .compatible = "mediatek,mt2712", },
133
{ .compatible = "mediatek,mt7622", },
134
{ .compatible = "mediatek,mt7623", },
135
{ .compatible = "mediatek,mt8167", },
136
{ .compatible = "mediatek,mt817x", },
137
{ .compatible = "mediatek,mt8173", },
138
{ .compatible = "mediatek,mt8176", },
139
{ .compatible = "mediatek,mt8183", },
140
{ .compatible = "mediatek,mt8186", },
141
{ .compatible = "mediatek,mt8365", },
142
{ .compatible = "mediatek,mt8516", },
143
144
{ .compatible = "nvidia,tegra20", },
145
{ .compatible = "nvidia,tegra30", },
146
{ .compatible = "nvidia,tegra114", },
147
{ .compatible = "nvidia,tegra124", },
148
{ .compatible = "nvidia,tegra210", },
149
{ .compatible = "nvidia,tegra234", },
150
151
{ .compatible = "qcom,apq8096", },
152
{ .compatible = "qcom,msm8909", },
153
{ .compatible = "qcom,msm8996", },
154
{ .compatible = "qcom,msm8998", },
155
{ .compatible = "qcom,qcm2290", },
156
{ .compatible = "qcom,qcm6490", },
157
{ .compatible = "qcom,qcs404", },
158
{ .compatible = "qcom,qdu1000", },
159
{ .compatible = "qcom,sa8155p" },
160
{ .compatible = "qcom,sa8540p" },
161
{ .compatible = "qcom,sa8775p" },
162
{ .compatible = "qcom,sc7180", },
163
{ .compatible = "qcom,sc7280", },
164
{ .compatible = "qcom,sc8180x", },
165
{ .compatible = "qcom,sc8280xp", },
166
{ .compatible = "qcom,sdm670", },
167
{ .compatible = "qcom,sdm845", },
168
{ .compatible = "qcom,sdx75", },
169
{ .compatible = "qcom,sm6115", },
170
{ .compatible = "qcom,sm6350", },
171
{ .compatible = "qcom,sm6375", },
172
{ .compatible = "qcom,sm7225", },
173
{ .compatible = "qcom,sm7325", },
174
{ .compatible = "qcom,sm8150", },
175
{ .compatible = "qcom,sm8250", },
176
{ .compatible = "qcom,sm8350", },
177
{ .compatible = "qcom,sm8450", },
178
{ .compatible = "qcom,sm8550", },
179
{ .compatible = "qcom,sm8650", },
180
181
{ .compatible = "st,stih407", },
182
{ .compatible = "st,stih410", },
183
{ .compatible = "st,stih418", },
184
185
{ .compatible = "ti,am33xx", },
186
{ .compatible = "ti,am43", },
187
{ .compatible = "ti,dra7", },
188
{ .compatible = "ti,omap3", },
189
{ .compatible = "ti,am625", },
190
{ .compatible = "ti,am62a7", },
191
{ .compatible = "ti,am62p5", },
192
193
{ .compatible = "qcom,ipq5332", },
194
{ .compatible = "qcom,ipq6018", },
195
{ .compatible = "qcom,ipq8064", },
196
{ .compatible = "qcom,ipq8074", },
197
{ .compatible = "qcom,ipq9574", },
198
{ .compatible = "qcom,apq8064", },
199
{ .compatible = "qcom,msm8974", },
200
{ .compatible = "qcom,msm8960", },
201
202
{ }
203
};
204
205
static bool __init cpu0_node_has_opp_v2_prop(void)
206
{
207
struct device_node *np __free(device_node) = of_cpu_device_node_get(0);
208
bool ret = false;
209
210
if (of_property_present(np, "operating-points-v2"))
211
ret = true;
212
213
return ret;
214
}
215
216
static int __init cpufreq_dt_platdev_init(void)
217
{
218
struct device_node *np __free(device_node) = of_find_node_by_path("/");
219
const struct of_device_id *match;
220
const void *data = NULL;
221
222
if (!np)
223
return -ENODEV;
224
225
match = of_match_node(allowlist, np);
226
if (match) {
227
data = match->data;
228
goto create_pdev;
229
}
230
231
if (cpu0_node_has_opp_v2_prop() && !of_match_node(blocklist, np))
232
goto create_pdev;
233
234
return -ENODEV;
235
236
create_pdev:
237
return PTR_ERR_OR_ZERO(platform_device_register_data(NULL, "cpufreq-dt",
238
-1, data,
239
sizeof(struct cpufreq_dt_platform_data)));
240
}
241
core_initcall(cpufreq_dt_platdev_init);
242
243