Path: blob/master/drivers/dma/bestcomm/bcom_fec_tx_task.c
26282 views
// SPDX-License-Identifier: GPL-2.0-only1/*2* Bestcomm FEC TX task microcode3*4* Copyright (c) 2004 Freescale Semiconductor, Inc.5*6* Automatically created based on BestCommAPI-2.2/code_dma/image_rtos1/dma_image.hex7* on Tue Mar 22 11:19:29 2005 GMT8*/910#include <asm/types.h>1112/*13* The header consists of the following fields:14* u32 magic;15* u8 desc_size;16* u8 var_size;17* u8 inc_size;18* u8 first_var;19* u8 reserved[8];20*21* The size fields contain the number of 32-bit words.22*/2324u32 bcom_fec_tx_task[] = {25/* header */260x4243544b,270x2407070d,280x00000000,290x00000000,3031/* Task descriptors */320x8018001b, /* LCD: idx0 = var0; idx0 <= var0; idx0 += inc3 */330x60000005, /* DRD2A: EU0=0 EU1=0 EU2=0 EU3=5 EXT init=0 WS=0 RS=0 */340x01ccfc0d, /* DRD2B1: var7 = EU3(); EU3(*idx0,var13) */350x8082a123, /* LCD: idx0 = var1, idx1 = var5; idx1 <= var4; idx0 += inc4, idx1 += inc3 */360x10801418, /* DRD1A: var5 = var3; FN=0 MORE init=4 WS=0 RS=0 */370xf88103a4, /* LCDEXT: idx2 = *idx1, idx3 = var2; idx2 < var14; idx2 += inc4, idx3 += inc4 */380x801a6024, /* LCD: idx4 = var0; ; idx4 += inc4 */390x10001708, /* DRD1A: var5 = idx1; FN=0 MORE init=0 WS=0 RS=0 */400x60140002, /* DRD2A: EU0=0 EU1=0 EU2=0 EU3=2 EXT init=0 WS=2 RS=2 */410x0cccfccf, /* DRD2B1: *idx3 = EU3(); EU3(*idx3,var15) */420x991a002c, /* LCD: idx2 = idx2, idx3 = idx4; idx2 once var0; idx2 += inc5, idx3 += inc4 */430x70000002, /* DRD2A: EU0=0 EU1=0 EU2=0 EU3=2 EXT MORE init=0 WS=0 RS=0 */440x024cfc4d, /* DRD2B1: var9 = EU3(); EU3(*idx1,var13) */450x60000003, /* DRD2A: EU0=0 EU1=0 EU2=0 EU3=3 EXT init=0 WS=0 RS=0 */460x0cccf247, /* DRD2B1: *idx3 = EU3(); EU3(var9,var7) */470x80004000, /* LCDEXT: idx2 = 0x00000000; ; */480xb8c80029, /* LCD: idx3 = *(idx1 + var0000001a); idx3 once var0; idx3 += inc5 */490x70000002, /* DRD2A: EU0=0 EU1=0 EU2=0 EU3=2 EXT MORE init=0 WS=0 RS=0 */500x088cf8d1, /* DRD2B1: idx2 = EU3(); EU3(idx3,var17) */510x00002f10, /* DRD1A: var11 = idx2; FN=0 init=0 WS=0 RS=0 */520x99198432, /* LCD: idx2 = idx2, idx3 = idx3; idx2 > var16; idx2 += inc6, idx3 += inc2 */530x008ac398, /* DRD1A: *idx0 = *idx3; FN=0 init=4 WS=1 RS=1 */540x80004000, /* LCDEXT: idx2 = 0x00000000; ; */550x9999802d, /* LCD: idx3 = idx3; idx3 once var0; idx3 += inc5 */560x70000002, /* DRD2A: EU0=0 EU1=0 EU2=0 EU3=2 EXT MORE init=0 WS=0 RS=0 */570x048cfc53, /* DRD2B1: var18 = EU3(); EU3(*idx1,var19) */580x60000008, /* DRD2A: EU0=0 EU1=0 EU2=0 EU3=8 EXT init=0 WS=0 RS=0 */590x088cf48b, /* DRD2B1: idx2 = EU3(); EU3(var18,var11) */600x99198481, /* LCD: idx2 = idx2, idx3 = idx3; idx2 > var18; idx2 += inc0, idx3 += inc1 */610x009ec398, /* DRD1A: *idx0 = *idx3; FN=0 init=4 WS=3 RS=3 */620x991983b2, /* LCD: idx2 = idx2, idx3 = idx3; idx2 > var14; idx2 += inc6, idx3 += inc2 */630x088ac398, /* DRD1A: *idx0 = *idx3; FN=0 TFD init=4 WS=1 RS=1 */640x9919002d, /* LCD: idx2 = idx2; idx2 once var0; idx2 += inc5 */650x60000005, /* DRD2A: EU0=0 EU1=0 EU2=0 EU3=5 EXT init=0 WS=0 RS=0 */660x0c4cf88e, /* DRD2B1: *idx1 = EU3(); EU3(idx2,var14) */670x000001f8, /* NOP */6869/* VAR[13]-VAR[19] */700x0c000000,710x40000000,720x7fff7fff,730x00000000,740x00000003,750x40000004,760x43ffffff,7778/* INC[0]-INC[6] */790x40000000,800xe0000000,810xe0000000,820xa0000008,830x20000000,840x00000000,850x4000ffff,86};87888990