Path: blob/master/include/dt-bindings/clock/amlogic,s4-pll-clkc.h
26282 views
/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */1/*2* Copyright (c) 2022-2023 Amlogic, Inc. All rights reserved.3* Author: Yu Tu <[email protected]>4*/56#ifndef _DT_BINDINGS_CLOCK_AMLOGIC_S4_PLL_CLKC_H7#define _DT_BINDINGS_CLOCK_AMLOGIC_S4_PLL_CLKC_H89#define CLKID_FIXED_PLL_DCO 010#define CLKID_FIXED_PLL 111#define CLKID_FCLK_DIV2_DIV 212#define CLKID_FCLK_DIV2 313#define CLKID_FCLK_DIV3_DIV 414#define CLKID_FCLK_DIV3 515#define CLKID_FCLK_DIV4_DIV 616#define CLKID_FCLK_DIV4 717#define CLKID_FCLK_DIV5_DIV 818#define CLKID_FCLK_DIV5 919#define CLKID_FCLK_DIV7_DIV 1020#define CLKID_FCLK_DIV7 1121#define CLKID_FCLK_DIV2P5_DIV 1222#define CLKID_FCLK_DIV2P5 1323#define CLKID_GP0_PLL_DCO 1424#define CLKID_GP0_PLL 1525#define CLKID_HIFI_PLL_DCO 1626#define CLKID_HIFI_PLL 1727#define CLKID_HDMI_PLL_DCO 1828#define CLKID_HDMI_PLL_OD 1929#define CLKID_HDMI_PLL 2030#define CLKID_MPLL_50M_DIV 2131#define CLKID_MPLL_50M 2232#define CLKID_MPLL_PREDIV 2333#define CLKID_MPLL0_DIV 2434#define CLKID_MPLL0 2535#define CLKID_MPLL1_DIV 2636#define CLKID_MPLL1 2737#define CLKID_MPLL2_DIV 2838#define CLKID_MPLL2 2939#define CLKID_MPLL3_DIV 3040#define CLKID_MPLL3 314142#endif /* _DT_BINDINGS_CLOCK_AMLOGIC_S4_PLL_CLKC_H */434445