Path: blob/master/include/dt-bindings/clock/amlogic,t7-pll-clkc.h
121833 views
/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */1/*2* Copyright (C) 2024-2025 Amlogic, Inc. All rights reserved3*/45#ifndef __T7_PLL_CLKC_H6#define __T7_PLL_CLKC_H78/* GP0 */9#define CLKID_GP0_PLL_DCO 010#define CLKID_GP0_PLL 11112/* GP1 */13#define CLKID_GP1_PLL_DCO 014#define CLKID_GP1_PLL 11516/* HIFI */17#define CLKID_HIFI_PLL_DCO 018#define CLKID_HIFI_PLL 11920/* PCIE */21#define CLKID_PCIE_PLL_DCO 022#define CLKID_PCIE_PLL_DCO_DIV2 123#define CLKID_PCIE_PLL_OD 224#define CLKID_PCIE_PLL 32526/* MPLL */27#define CLKID_MPLL_PREDIV 028#define CLKID_MPLL0_DIV 129#define CLKID_MPLL0 230#define CLKID_MPLL1_DIV 331#define CLKID_MPLL1 432#define CLKID_MPLL2_DIV 533#define CLKID_MPLL2 634#define CLKID_MPLL3_DIV 735#define CLKID_MPLL3 83637/* HDMI */38#define CLKID_HDMI_PLL_DCO 039#define CLKID_HDMI_PLL_OD 140#define CLKID_HDMI_PLL 24142/* MCLK */43#define CLKID_MCLK_PLL_DCO 044#define CLKID_MCLK_PRE 145#define CLKID_MCLK_PLL 246#define CLKID_MCLK_0_SEL 347#define CLKID_MCLK_0_DIV2 448#define CLKID_MCLK_0_PRE 549#define CLKID_MCLK_0 650#define CLKID_MCLK_1_SEL 751#define CLKID_MCLK_1_DIV2 852#define CLKID_MCLK_1_PRE 953#define CLKID_MCLK_1 105455#endif /* __T7_PLL_CLKC_H */565758