Path: blob/master/include/dt-bindings/interconnect/mediatek,mt8196.h
121833 views
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */1/*2* Copyright (c) 2025 Collabora Ltd.3* AngeloGioacchino Del Regno <[email protected]>4*/56#ifndef __DT_BINDINGS_INTERCONNECT_MEDIATEK_MT8196_H7#define __DT_BINDINGS_INTERCONNECT_MEDIATEK_MT8196_H89#define SLAVE_DDR_EMI 010#define MASTER_MCUSYS 111#define MASTER_MCU_0 212#define MASTER_MCU_1 313#define MASTER_MCU_2 414#define MASTER_MCU_3 515#define MASTER_MCU_4 616#define MASTER_GPUSYS 717#define MASTER_MMSYS 818#define MASTER_MM_VPU 919#define MASTER_MM_DISP 1020#define MASTER_MM_VDEC 1121#define MASTER_MM_VENC 1222#define MASTER_MM_CAM 1323#define MASTER_MM_IMG 1424#define MASTER_MM_MDP 1525#define MASTER_VPUSYS 1626#define MASTER_VPU_0 1727#define MASTER_VPU_1 1828#define MASTER_MDLASYS 1929#define MASTER_MDLA_0 2030#define MASTER_UFS 2131#define MASTER_PCIE 2232#define MASTER_USB 2333#define MASTER_WIFI 2434#define MASTER_BT 2535#define MASTER_NETSYS 2636#define MASTER_DBGIF 2737#define SLAVE_HRT_DDR_EMI 2838#define MASTER_HRT_MMSYS 2939#define MASTER_HRT_MM_DISP 3040#define MASTER_HRT_MM_VDEC 3141#define MASTER_HRT_MM_VENC 3242#define MASTER_HRT_MM_CAM 3343#define MASTER_HRT_MM_IMG 3444#define MASTER_HRT_MM_MDP 3545#define MASTER_HRT_ADSP 3646#define MASTER_HRT_DBGIF 3747#endif484950