Path: blob/master/include/dt-bindings/memory/tegra114-mc.h
26285 views
/* SPDX-License-Identifier: GPL-2.0 */1#ifndef DT_BINDINGS_MEMORY_TEGRA114_MC_H2#define DT_BINDINGS_MEMORY_TEGRA114_MC_H34#define TEGRA_SWGROUP_PTC 05#define TEGRA_SWGROUP_DC 16#define TEGRA_SWGROUP_DCB 27#define TEGRA_SWGROUP_EPP 38#define TEGRA_SWGROUP_G2 49#define TEGRA_SWGROUP_AVPC 510#define TEGRA_SWGROUP_NV 611#define TEGRA_SWGROUP_HDA 712#define TEGRA_SWGROUP_HC 813#define TEGRA_SWGROUP_MSENC 914#define TEGRA_SWGROUP_PPCS 1015#define TEGRA_SWGROUP_VDE 1116#define TEGRA_SWGROUP_MPCORELP 1217#define TEGRA_SWGROUP_MPCORE 1318#define TEGRA_SWGROUP_VI 1419#define TEGRA_SWGROUP_ISP 1520#define TEGRA_SWGROUP_XUSB_HOST 1621#define TEGRA_SWGROUP_XUSB_DEV 1722#define TEGRA_SWGROUP_EMUCIF 1823#define TEGRA_SWGROUP_TSEC 192425#define TEGRA114_MC_RESET_AVPC 026#define TEGRA114_MC_RESET_DC 127#define TEGRA114_MC_RESET_DCB 228#define TEGRA114_MC_RESET_EPP 329#define TEGRA114_MC_RESET_2D 430#define TEGRA114_MC_RESET_HC 531#define TEGRA114_MC_RESET_HDA 632#define TEGRA114_MC_RESET_ISP 733#define TEGRA114_MC_RESET_MPCORE 834#define TEGRA114_MC_RESET_MPCORELP 935#define TEGRA114_MC_RESET_MPE 1036#define TEGRA114_MC_RESET_3D 1137#define TEGRA114_MC_RESET_3D2 1238#define TEGRA114_MC_RESET_PPCS 1339#define TEGRA114_MC_RESET_VDE 1440#define TEGRA114_MC_RESET_VI 154142#endif434445