Path: blob/master/include/dt-bindings/memory/tegra124-mc.h
26285 views
/* SPDX-License-Identifier: GPL-2.0 */1#ifndef DT_BINDINGS_MEMORY_TEGRA124_MC_H2#define DT_BINDINGS_MEMORY_TEGRA124_MC_H34#define TEGRA_SWGROUP_PTC 05#define TEGRA_SWGROUP_DC 16#define TEGRA_SWGROUP_DCB 27#define TEGRA_SWGROUP_AFI 38#define TEGRA_SWGROUP_AVPC 49#define TEGRA_SWGROUP_HDA 510#define TEGRA_SWGROUP_HC 611#define TEGRA_SWGROUP_MSENC 712#define TEGRA_SWGROUP_PPCS 813#define TEGRA_SWGROUP_SATA 914#define TEGRA_SWGROUP_VDE 1015#define TEGRA_SWGROUP_MPCORELP 1116#define TEGRA_SWGROUP_MPCORE 1217#define TEGRA_SWGROUP_ISP2 1318#define TEGRA_SWGROUP_XUSB_HOST 1419#define TEGRA_SWGROUP_XUSB_DEV 1520#define TEGRA_SWGROUP_ISP2B 1621#define TEGRA_SWGROUP_TSEC 1722#define TEGRA_SWGROUP_A9AVP 1823#define TEGRA_SWGROUP_GPU 1924#define TEGRA_SWGROUP_SDMMC1A 2025#define TEGRA_SWGROUP_SDMMC2A 2126#define TEGRA_SWGROUP_SDMMC3A 2227#define TEGRA_SWGROUP_SDMMC4A 2328#define TEGRA_SWGROUP_VIC 2429#define TEGRA_SWGROUP_VI 253031#define TEGRA124_MC_RESET_AFI 032#define TEGRA124_MC_RESET_AVPC 133#define TEGRA124_MC_RESET_DC 234#define TEGRA124_MC_RESET_DCB 335#define TEGRA124_MC_RESET_HC 436#define TEGRA124_MC_RESET_HDA 537#define TEGRA124_MC_RESET_ISP2 638#define TEGRA124_MC_RESET_MPCORE 739#define TEGRA124_MC_RESET_MPCORELP 840#define TEGRA124_MC_RESET_MSENC 941#define TEGRA124_MC_RESET_PPCS 1042#define TEGRA124_MC_RESET_SATA 1143#define TEGRA124_MC_RESET_VDE 1244#define TEGRA124_MC_RESET_VI 1345#define TEGRA124_MC_RESET_VIC 1446#define TEGRA124_MC_RESET_XUSB_HOST 1547#define TEGRA124_MC_RESET_XUSB_DEV 1648#define TEGRA124_MC_RESET_TSEC 1749#define TEGRA124_MC_RESET_SDMMC1 1850#define TEGRA124_MC_RESET_SDMMC2 1951#define TEGRA124_MC_RESET_SDMMC3 2052#define TEGRA124_MC_RESET_SDMMC4 2153#define TEGRA124_MC_RESET_ISP2B 2254#define TEGRA124_MC_RESET_GPU 235556#define TEGRA124_MC_PTCR 057#define TEGRA124_MC_DISPLAY0A 158#define TEGRA124_MC_DISPLAY0AB 259#define TEGRA124_MC_DISPLAY0B 360#define TEGRA124_MC_DISPLAY0BB 461#define TEGRA124_MC_DISPLAY0C 562#define TEGRA124_MC_DISPLAY0CB 663#define TEGRA124_MC_AFIR 1464#define TEGRA124_MC_AVPCARM7R 1565#define TEGRA124_MC_DISPLAYHC 1666#define TEGRA124_MC_DISPLAYHCB 1767#define TEGRA124_MC_HDAR 2168#define TEGRA124_MC_HOST1XDMAR 2269#define TEGRA124_MC_HOST1XR 2370#define TEGRA124_MC_MSENCSRD 2871#define TEGRA124_MC_PPCSAHBDMAR 2972#define TEGRA124_MC_PPCSAHBSLVR 3073#define TEGRA124_MC_SATAR 3174#define TEGRA124_MC_VDEBSEVR 3475#define TEGRA124_MC_VDEMBER 3576#define TEGRA124_MC_VDEMCER 3677#define TEGRA124_MC_VDETPER 3778#define TEGRA124_MC_MPCORELPR 3879#define TEGRA124_MC_MPCORER 3980#define TEGRA124_MC_MSENCSWR 4381#define TEGRA124_MC_AFIW 4982#define TEGRA124_MC_AVPCARM7W 5083#define TEGRA124_MC_HDAW 5384#define TEGRA124_MC_HOST1XW 5485#define TEGRA124_MC_MPCORELPW 5686#define TEGRA124_MC_MPCOREW 5787#define TEGRA124_MC_PPCSAHBDMAW 5988#define TEGRA124_MC_PPCSAHBSLVW 6089#define TEGRA124_MC_SATAW 6190#define TEGRA124_MC_VDEBSEVW 6291#define TEGRA124_MC_VDEDBGW 6392#define TEGRA124_MC_VDEMBEW 6493#define TEGRA124_MC_VDETPMW 6594#define TEGRA124_MC_ISPRA 6895#define TEGRA124_MC_ISPWA 7096#define TEGRA124_MC_ISPWB 7197#define TEGRA124_MC_XUSB_HOSTR 7498#define TEGRA124_MC_XUSB_HOSTW 7599#define TEGRA124_MC_XUSB_DEVR 76100#define TEGRA124_MC_XUSB_DEVW 77101#define TEGRA124_MC_ISPRAB 78102#define TEGRA124_MC_ISPWAB 80103#define TEGRA124_MC_ISPWBB 81104#define TEGRA124_MC_TSECSRD 84105#define TEGRA124_MC_TSECSWR 85106#define TEGRA124_MC_A9AVPSCR 86107#define TEGRA124_MC_A9AVPSCW 87108#define TEGRA124_MC_GPUSRD 88109#define TEGRA124_MC_GPUSWR 89110#define TEGRA124_MC_DISPLAYT 90111#define TEGRA124_MC_SDMMCRA 96112#define TEGRA124_MC_SDMMCRAA 97113#define TEGRA124_MC_SDMMCR 98114#define TEGRA124_MC_SDMMCRAB 99115#define TEGRA124_MC_SDMMCWA 100116#define TEGRA124_MC_SDMMCWAA 101117#define TEGRA124_MC_SDMMCW 102118#define TEGRA124_MC_SDMMCWAB 103119#define TEGRA124_MC_VICSRD 108120#define TEGRA124_MC_VICSWR 109121#define TEGRA124_MC_VIW 114122#define TEGRA124_MC_DISPLAYD 115123124#endif125126127