CoCalc -- altr,rst-mgr-a10.h

GitHub Repository: torvalds/linux
Path: blob/master/include/dt-bindings/reset/altr,rst-mgr-a10.h
²⁶²⁸² views
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
/*
3
 * Copyright (c) 2014, Steffen Trumtrar <[email protected]>
4
 */
5

6
#ifndef _DT_BINDINGS_RESET_ALTR_RST_MGR_A10_H
7
#define _DT_BINDINGS_RESET_ALTR_RST_MGR_A10_H
8

9
/* MPUMODRST */
10
#define CPU0_RESET		0
11
#define CPU1_RESET		1
12
#define WDS_RESET		2
13
#define SCUPER_RESET		3
14

15
/* PER0MODRST */
16
#define EMAC0_RESET		32
17
#define EMAC1_RESET		33
18
#define EMAC2_RESET		34
19
#define USB0_RESET		35
20
#define USB1_RESET		36
21
#define NAND_RESET		37
22
#define QSPI_RESET		38
23
#define SDMMC_RESET		39
24
#define EMAC0_OCP_RESET		40
25
#define EMAC1_OCP_RESET		41
26
#define EMAC2_OCP_RESET		42
27
#define USB0_OCP_RESET		43
28
#define USB1_OCP_RESET		44
29
#define NAND_OCP_RESET		45
30
#define QSPI_OCP_RESET		46
31
#define SDMMC_OCP_RESET		47
32
#define DMA_RESET		48
33
#define SPIM0_RESET		49
34
#define SPIM1_RESET		50
35
#define SPIS0_RESET		51
36
#define SPIS1_RESET		52
37
#define DMA_OCP_RESET		53
38
#define EMAC_PTP_RESET		54
39
/* 55 is empty*/
40
#define DMAIF0_RESET		56
41
#define DMAIF1_RESET		57
42
#define DMAIF2_RESET		58
43
#define DMAIF3_RESET		59
44
#define DMAIF4_RESET		60
45
#define DMAIF5_RESET		61
46
#define DMAIF6_RESET		62
47
#define DMAIF7_RESET		63
48

49
/* PER1MODRST */
50
#define L4WD0_RESET		64
51
#define L4WD1_RESET		65
52
#define L4SYSTIMER0_RESET	66
53
#define L4SYSTIMER1_RESET	67
54
#define SPTIMER0_RESET		68
55
#define SPTIMER1_RESET		69
56
/* 70-71 is reserved */
57
#define I2C0_RESET		72
58
#define I2C1_RESET		73
59
#define I2C2_RESET		74
60
#define I2C3_RESET		75
61
#define I2C4_RESET		76
62
/* 77-79 is reserved */
63
#define UART0_RESET		80
64
#define UART1_RESET		81
65
/* 82-87 is reserved */
66
#define GPIO0_RESET		88
67
#define GPIO1_RESET		89
68
#define GPIO2_RESET		90
69

70
/* BRGMODRST */
71
#define HPS2FPGA_RESET		96
72
#define LWHPS2FPGA_RESET	97
73
#define FPGA2HPS_RESET		98
74
#define F2SSDRAM0_RESET		99
75
#define F2SSDRAM1_RESET		100
76
#define F2SSDRAM2_RESET		101
77
#define DDRSCH_RESET		102
78

79
/* SYSMODRST*/
80
#define ROM_RESET		128
81
#define OCRAM_RESET		129
82
/* 130 is reserved */
83
#define FPGAMGR_RESET		131
84
#define S2F_RESET		132
85
#define SYSDBG_RESET		133
86
#define OCRAM_OCP_RESET		134
87

88
/* COLDMODRST */
89
#define CLKMGRCOLD_RESET	160
90
/* 161-162 is reserved */
91
#define S2FCOLD_RESET		163
92
#define TIMESTAMPCOLD_RESET	164
93
#define TAPCOLD_RESET		165
94
#define HMCCOLD_RESET		166
95
#define IOMGRCOLD_RESET		167
96

97
/* NRSTMODRST */
98
#define NRSTPINOE_RESET		192
99

100
/* DBGMODRST */
101
#define DBG_RESET		224
102
#endif
103

104
Product

Resources

Company
