Path: blob/master/include/sound/acp63_chip_offset_byte.h
26282 views
/* SPDX-License-Identifier: GPL-2.0+ */1/*2* AMD ACP 6.3 Register Documentation3*4* Copyright 2022 Advanced Micro Devices, Inc.5*/67#ifndef _acp_ip_OFFSET_HEADER8#define _acp_ip_OFFSET_HEADER910/* Registers from ACP_DMA block */11#define ACP_DMA_CNTL_0 0x000000012#define ACP_DMA_CNTL_1 0x000000413#define ACP_DMA_CNTL_2 0x000000814#define ACP_DMA_CNTL_3 0x000000C15#define ACP_DMA_CNTL_4 0x000001016#define ACP_DMA_CNTL_5 0x000001417#define ACP_DMA_CNTL_6 0x000001818#define ACP_DMA_CNTL_7 0x000001C19#define ACP_DMA_DSCR_STRT_IDX_0 0x000002020#define ACP_DMA_DSCR_STRT_IDX_1 0x000002421#define ACP_DMA_DSCR_STRT_IDX_2 0x000002822#define ACP_DMA_DSCR_STRT_IDX_3 0x000002C23#define ACP_DMA_DSCR_STRT_IDX_4 0x000003024#define ACP_DMA_DSCR_STRT_IDX_5 0x000003425#define ACP_DMA_DSCR_STRT_IDX_6 0x000003826#define ACP_DMA_DSCR_STRT_IDX_7 0x000003C27#define ACP_DMA_DSCR_CNT_0 0x000004028#define ACP_DMA_DSCR_CNT_1 0x000004429#define ACP_DMA_DSCR_CNT_2 0x000004830#define ACP_DMA_DSCR_CNT_3 0x000004C31#define ACP_DMA_DSCR_CNT_4 0x000005032#define ACP_DMA_DSCR_CNT_5 0x000005433#define ACP_DMA_DSCR_CNT_6 0x000005834#define ACP_DMA_DSCR_CNT_7 0x000005C35#define ACP_DMA_PRIO_0 0x000006036#define ACP_DMA_PRIO_1 0x000006437#define ACP_DMA_PRIO_2 0x000006838#define ACP_DMA_PRIO_3 0x000006C39#define ACP_DMA_PRIO_4 0x000007040#define ACP_DMA_PRIO_5 0x000007441#define ACP_DMA_PRIO_6 0x000007842#define ACP_DMA_PRIO_7 0x000007C43#define ACP_DMA_CUR_DSCR_0 0x000008044#define ACP_DMA_CUR_DSCR_1 0x000008445#define ACP_DMA_CUR_DSCR_2 0x000008846#define ACP_DMA_CUR_DSCR_3 0x000008C47#define ACP_DMA_CUR_DSCR_4 0x000009048#define ACP_DMA_CUR_DSCR_5 0x000009449#define ACP_DMA_CUR_DSCR_6 0x000009850#define ACP_DMA_CUR_DSCR_7 0x000009C51#define ACP_DMA_CUR_TRANS_CNT_0 0x00000A052#define ACP_DMA_CUR_TRANS_CNT_1 0x00000A453#define ACP_DMA_CUR_TRANS_CNT_2 0x00000A854#define ACP_DMA_CUR_TRANS_CNT_3 0x00000AC55#define ACP_DMA_CUR_TRANS_CNT_4 0x00000B056#define ACP_DMA_CUR_TRANS_CNT_5 0x00000B457#define ACP_DMA_CUR_TRANS_CNT_6 0x00000B858#define ACP_DMA_CUR_TRANS_CNT_7 0x00000BC59#define ACP_DMA_ERR_STS_0 0x00000C060#define ACP_DMA_ERR_STS_1 0x00000C461#define ACP_DMA_ERR_STS_2 0x00000C862#define ACP_DMA_ERR_STS_3 0x00000CC63#define ACP_DMA_ERR_STS_4 0x00000D064#define ACP_DMA_ERR_STS_5 0x00000D465#define ACP_DMA_ERR_STS_6 0x00000D866#define ACP_DMA_ERR_STS_7 0x00000DC67#define ACP_DMA_DESC_BASE_ADDR 0x00000E068#define ACP_DMA_DESC_MAX_NUM_DSCR 0x00000E469#define ACP_DMA_CH_STS 0x00000E870#define ACP_DMA_CH_GROUP 0x00000EC71#define ACP_DMA_CH_RST_STS 0x00000F07273/* Registers from ACP_AXI2AXIATU block */74#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_1 0x0000C0075#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_1 0x0000C0476#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_2 0x0000C0877#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_2 0x0000C0C78#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_3 0x0000C1079#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_3 0x0000C1480#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_4 0x0000C1881#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_4 0x0000C1C82#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_5 0x0000C2083#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_5 0x0000C2484#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_6 0x0000C2885#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_6 0x0000C2C86#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_7 0x0000C3087#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_7 0x0000C3488#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_8 0x0000C3889#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_8 0x0000C3C90#define ACPAXI2AXI_ATU_CTRL 0x0000C4091#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_9 0x0000C4492#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_9 0x0000C4893#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_10 0x0000C4C94#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_10 0x0000C5095#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_11 0x0000C5496#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_11 0x0000C5897#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_12 0x0000C5C98#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_12 0x0000C6099#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_13 0x0000C64100#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_13 0x0000C68101#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_14 0x0000C6C102#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_14 0x0000C70103#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_15 0x0000C74104#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_15 0x0000C78105#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_16 0x0000C7C106#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_16 0x0000C80107108/* Registers from ACP_CLKRST block */109#define ACP_SOFT_RESET 0x0001000110#define ACP_CONTROL 0x0001004111#define ACP_STATUS 0x0001008112#define ACP_DYNAMIC_CG_MASTER_CONTROL 0x0001010113#define ACP_ZSC_DSP_CTRL 0x0001014114#define ACP_ZSC_STS 0x0001018115#define ACP_PGFSM_CONTROL 0x0001024116#define ACP_PGFSM_STATUS 0x0001028117#define ACP_CLKMUX_SEL 0x000102C118119/* Registers from ACP_AON block */120#define ACP_PME_EN 0x0001400121#define ACP_DEVICE_STATE 0x0001404122#define AZ_DEVICE_STATE 0x0001408123#define ACP_PIN_CONFIG 0x0001440124#define ACP_PAD_PULLUP_CTRL 0x0001444125#define ACP_PAD_PULLDOWN_CTRL 0x0001448126#define ACP_PAD_DRIVE_STRENGTH_CTRL 0x000144C127#define ACP_PAD_SCHMEN_CTRL 0x0001450128#define ACP_SW0_PAD_KEEPER_EN 0x0001454129#define ACP_SW0_WAKE_EN 0x0001458130#define ACP_I2S_WAKE_EN 0x000145C131#define ACP_SW1_WAKE_EN 0x0001460132133#define ACP_SW0_I2S_ERROR_REASON 0x00018B4134#define ACP_SW0_POS_TRACK_AUDIO0_TX_CTRL 0x00018B8135#define ACP_SW0_AUDIO0_TX_DMA_POS 0x00018BC136#define ACP_SW0_POS_TRACK_AUDIO1_TX_CTRL 0x00018C0137#define ACP_SW0_AUDIO1_TX_DMA_POS 0x00018C4138#define ACP_SW0_POS_TRACK_AUDIO2_TX_CTRL 0x00018C8139#define ACP_SW0_AUDIO2_TX_DMA_POS 0x00018CC140#define ACP_SW0_POS_TRACK_AUDIO0_RX_CTRL 0x00018D0141#define ACP_SW0_AUDIO0_DMA_POS 0x00018D4142#define ACP_SW0_POS_TRACK_AUDIO1_RX_CTRL 0x00018D8143#define ACP_SW0_AUDIO1_RX_DMA_POS 0x00018DC144#define ACP_SW0_POS_TRACK_AUDIO2_RX_CTRL 0x00018E0145#define ACP_SW0_AUDIO2_RX_DMA_POS 0x00018E4146#define ACP_ERROR_INTR_MASK1 0X0001974147#define ACP_ERROR_INTR_MASK2 0X0001978148#define ACP_ERROR_INTR_MASK3 0X000197C149150/* Registers from ACP_P1_MISC block */151#define ACP_EXTERNAL_INTR_ENB 0x0001A00152#define ACP_EXTERNAL_INTR_CNTL 0x0001A04153#define ACP_EXTERNAL_INTR_CNTL1 0x0001A08154#define ACP_EXTERNAL_INTR_STAT 0x0001A0C155#define ACP_EXTERNAL_INTR_STAT1 0x0001A10156#define ACP_ERROR_STATUS 0x0001A4C157#define ACP_SW1_I2S_ERROR_REASON 0x0001A50158#define ACP_SW1_POS_TRACK_AUDIO0_TX_CTRL 0x0001A6C159#define ACP_SW1_AUDIO0_TX_DMA_POS 0x0001A70160#define ACP_SW1_POS_TRACK_AUDIO0_RX_CTRL 0x0001A74161#define ACP_SW1_AUDIO0_RX_DMA_POS 0x0001A78162#define ACP_P1_DMIC_I2S_GPIO_INTR_CTRL 0x0001A7C163#define ACP_P1_DMIC_I2S_GPIO_INTR_STATUS 0x0001A80164#define ACP_SCRATCH_REG_BASE_ADDR 0x0001A84165#define ACP_SW1_POS_TRACK_AUDIO1_TX_CTRL 0x0001A88166#define ACP_SW1_AUDIO1_TX_DMA_POS 0x0001A8C167#define ACP_SW1_POS_TRACK_AUDIO2_TX_CTRL 0x0001A90168#define ACP_SW1_AUDIO2_TX_DMA_POS 0x0001A94169#define ACP_SW1_POS_TRACK_AUDIO1_RX_CTRL 0x0001A98170#define ACP_SW1_AUDIO1_RX_DMA_POS 0x0001A9C171#define ACP_SW1_POS_TRACK_AUDIO2_RX_CTRL 0x0001AA0172#define ACP_SW1_AUDIO2_RX_DMA_POS 0x0001AA4173#define ACP_ERROR_INTR_MASK4 0X0001AEC174#define ACP_ERROR_INTR_MASK5 0X0001AF0175176/* Registers from ACP_AUDIO_BUFFERS block */177#define ACP_AUDIO0_RX_RINGBUFADDR 0x0002000178#define ACP_AUDIO0_RX_RINGBUFSIZE 0x0002004179#define ACP_AUDIO0_RX_LINKPOSITIONCNTR 0x0002008180#define ACP_AUDIO0_RX_FIFOADDR 0x000200C181#define ACP_AUDIO0_RX_FIFOSIZE 0x0002010182#define ACP_AUDIO0_RX_DMA_SIZE 0x0002014183#define ACP_AUDIO0_RX_LINEARPOSITIONCNTR_HIGH 0x0002018184#define ACP_AUDIO0_RX_LINEARPOSITIONCNTR_LOW 0x000201C185#define ACP_AUDIO0_RX_INTR_WATERMARK_SIZE 0x0002020186#define ACP_AUDIO0_TX_RINGBUFADDR 0x0002024187#define ACP_AUDIO0_TX_RINGBUFSIZE 0x0002028188#define ACP_AUDIO0_TX_LINKPOSITIONCNTR 0x000202C189#define ACP_AUDIO0_TX_FIFOADDR 0x0002030190#define ACP_AUDIO0_TX_FIFOSIZE 0x0002034191#define ACP_AUDIO0_TX_DMA_SIZE 0x0002038192#define ACP_AUDIO0_TX_LINEARPOSITIONCNTR_HIGH 0x000203C193#define ACP_AUDIO0_TX_LINEARPOSITIONCNTR_LOW 0x0002040194#define ACP_AUDIO0_TX_INTR_WATERMARK_SIZE 0x0002044195#define ACP_AUDIO1_RX_RINGBUFADDR 0x0002048196#define ACP_AUDIO1_RX_RINGBUFSIZE 0x000204C197#define ACP_AUDIO1_RX_LINKPOSITIONCNTR 0x0002050198#define ACP_AUDIO1_RX_FIFOADDR 0x0002054199#define ACP_AUDIO1_RX_FIFOSIZE 0x0002058200#define ACP_AUDIO1_RX_DMA_SIZE 0x000205C201#define ACP_AUDIO1_RX_LINEARPOSITIONCNTR_HIGH 0x0002060202#define ACP_AUDIO1_RX_LINEARPOSITIONCNTR_LOW 0x0002064203#define ACP_AUDIO1_RX_INTR_WATERMARK_SIZE 0x0002068204#define ACP_AUDIO1_TX_RINGBUFADDR 0x000206C205#define ACP_AUDIO1_TX_RINGBUFSIZE 0x0002070206#define ACP_AUDIO1_TX_LINKPOSITIONCNTR 0x0002074207#define ACP_AUDIO1_TX_FIFOADDR 0x0002078208#define ACP_AUDIO1_TX_FIFOSIZE 0x000207C209#define ACP_AUDIO1_TX_DMA_SIZE 0x0002080210#define ACP_AUDIO1_TX_LINEARPOSITIONCNTR_HIGH 0x0002084211#define ACP_AUDIO1_TX_LINEARPOSITIONCNTR_LOW 0x0002088212#define ACP_AUDIO1_TX_INTR_WATERMARK_SIZE 0x000208C213#define ACP_AUDIO2_RX_RINGBUFADDR 0x0002090214#define ACP_AUDIO2_RX_RINGBUFSIZE 0x0002094215#define ACP_AUDIO2_RX_LINKPOSITIONCNTR 0x0002098216#define ACP_AUDIO2_RX_FIFOADDR 0x000209C217#define ACP_AUDIO2_RX_FIFOSIZE 0x00020A0218#define ACP_AUDIO2_RX_DMA_SIZE 0x00020A4219#define ACP_AUDIO2_RX_LINEARPOSITIONCNTR_HIGH 0x00020A8220#define ACP_AUDIO2_RX_LINEARPOSITIONCNTR_LOW 0x00020AC221#define ACP_AUDIO2_RX_INTR_WATERMARK_SIZE 0x00020B0222#define ACP_AUDIO2_TX_RINGBUFADDR 0x00020B4223#define ACP_AUDIO2_TX_RINGBUFSIZE 0x00020B8224#define ACP_AUDIO2_TX_LINKPOSITIONCNTR 0x00020BC225#define ACP_AUDIO2_TX_FIFOADDR 0x00020C0226#define ACP_AUDIO2_TX_FIFOSIZE 0x00020C4227#define ACP_AUDIO2_TX_DMA_SIZE 0x00020C8228#define ACP_AUDIO2_TX_LINEARPOSITIONCNTR_HIGH 0x00020CC229#define ACP_AUDIO2_TX_LINEARPOSITIONCNTR_LOW 0x00020D0230#define ACP_AUDIO2_TX_INTR_WATERMARK_SIZE 0x00020D4231232/* Registers from ACP_I2S_TDM block */233#define ACP_I2STDM_IER 0x0002400234#define ACP_I2STDM_IRER 0x0002404235#define ACP_I2STDM_RXFRMT 0x0002408236#define ACP_I2STDM_ITER 0x000240C237#define ACP_I2STDM_TXFRMT 0x0002410238#define ACP_I2STDM0_MSTRCLKGEN 0x0002414239#define ACP_I2STDM1_MSTRCLKGEN 0x0002418240#define ACP_I2STDM2_MSTRCLKGEN 0x000241C241#define ACP_I2STDM_REFCLKGEN 0x0002420242243/* Registers from ACP_BT_TDM block */244#define ACP_BTTDM_IER 0x0002800245#define ACP_BTTDM_IRER 0x0002804246#define ACP_BTTDM_RXFRMT 0x0002808247#define ACP_BTTDM_ITER 0x000280C248#define ACP_BTTDM_TXFRMT 0x0002810249#define ACP_HSTDM_IER 0x0002814250#define ACP_HSTDM_IRER 0x0002818251#define ACP_HSTDM_RXFRMT 0x000281C252#define ACP_HSTDM_ITER 0x0002820253#define ACP_HSTDM_TXFRMT 0x0002824254255/* Registers from ACP_WOV block */256#define ACP_WOV_PDM_ENABLE 0x0002C04257#define ACP_WOV_PDM_DMA_ENABLE 0x0002C08258#define ACP_WOV_RX_RINGBUFADDR 0x0002C0C259#define ACP_WOV_RX_RINGBUFSIZE 0x0002C10260#define ACP_WOV_RX_LINKPOSITIONCNTR 0x0002C14261#define ACP_WOV_RX_LINEARPOSITIONCNTR_HIGH 0x0002C18262#define ACP_WOV_RX_LINEARPOSITIONCNTR_LOW 0x0002C1C263#define ACP_WOV_RX_INTR_WATERMARK_SIZE 0x0002C20264#define ACP_WOV_PDM_FIFO_FLUSH 0x0002C24265#define ACP_WOV_PDM_NO_OF_CHANNELS 0x0002C28266#define ACP_WOV_PDM_DECIMATION_FACTOR 0x0002C2C267#define ACP_WOV_PDM_VAD_CTRL 0x0002C30268#define ACP_WOV_WAKE 0x0002C54269#define ACP_WOV_BUFFER_STATUS 0x0002C58270#define ACP_WOV_MISC_CTRL 0x0002C5C271#define ACP_WOV_CLK_CTRL 0x0002C60272#define ACP_PDM_VAD_DYNAMIC_CLK_GATING_EN 0x0002C64273#define ACP_WOV_ERROR_STATUS_REGISTER 0x0002C68274#define ACP_PDM_CLKDIV 0x0002C6C275276/* Registers from ACP_SW0_SWCLK block */277#define ACP_SW0_EN 0x0003000278#define ACP_SW0_EN_STATUS 0x0003004279#define ACP_SW0_FRAMESIZE 0x0003008280#define ACP_SW0_SSP_COUNTER 0x000300C281#define ACP_SW0_AUDIO0_TX_EN 0x0003010282#define ACP_SW0_AUDIO0_TX_EN_STATUS 0x0003014283#define ACP_SW0_AUDIO0_TX_FRAME_FORMAT 0x0003018284#define ACP_SW0_AUDIO0_TX_SAMPLEINTERVAL 0x000301C285#define ACP_SW0_AUDIO0_TX_HCTRL_DP0 0x0003020286#define ACP_SW0_AUDIO0_TX_HCTRL_DP1 0x0003024287#define ACP_SW0_AUDIO0_TX_HCTRL_DP2 0x0003028288#define ACP_SW0_AUDIO0_TX_HCTRL_DP3 0x000302C289#define ACP_SW0_AUDIO0_TX_OFFSET_DP0 0x0003030290#define ACP_SW0_AUDIO0_TX_OFFSET_DP1 0x0003034291#define ACP_SW0_AUDIO0_TX_OFFSET_DP2 0x0003038292#define ACP_SW0_AUDIO0_TX_OFFSET_DP3 0x000303C293#define ACP_SW0_AUDIO0_TX_CHANNEL_ENABLE_DP0 0x0003040294#define ACP_SW0_AUDIO0_TX_CHANNEL_ENABLE_DP1 0x0003044295#define ACP_SW0_AUDIO0_TX_CHANNEL_ENABLE_DP2 0x0003048296#define ACP_SW0_AUDIO0_TX_CHANNEL_ENABLE_DP3 0x000304C297#define ACP_SW0_AUDIO1_TX_EN 0x0003050298#define ACP_SW0_AUDIO1_TX_EN_STATUS 0x0003054299#define ACP_SW0_AUDIO1_TX_FRAME_FORMAT 0x0003058300#define ACP_SW0_AUDIO1_TX_SAMPLEINTERVAL 0x000305C301#define ACP_SW0_AUDIO1_TX_HCTRL 0x0003060302#define ACP_SW0_AUDIO1_TX_OFFSET 0x0003064303#define ACP_SW0_AUDIO1_TX_CHANNEL_ENABLE_DP0 0x0003068304#define ACP_SW0_AUDIO2_TX_EN 0x000306C305#define ACP_SW0_AUDIO2_TX_EN_STATUS 0x0003070306#define ACP_SW0_AUDIO2_TX_FRAME_FORMAT 0x0003074307#define ACP_SW0_AUDIO2_TX_SAMPLEINTERVAL 0x0003078308#define ACP_SW0_AUDIO2_TX_HCTRL 0x000307C309#define ACP_SW0_AUDIO2_TX_OFFSET 0x0003080310#define ACP_SW0_AUDIO2_TX_CHANNEL_ENABLE_DP0 0x0003084311#define ACP_SW0_AUDIO0_RX_EN 0x0003088312#define ACP_SW0_AUDIO0_RX_EN_STATUS 0x000308C313#define ACP_SW0_AUDIO0_RX_FRAME_FORMAT 0x0003090314#define ACP_SW0_AUDIO0_RX_SAMPLEINTERVAL 0x0003094315#define ACP_SW0_AUDIO0_RX_HCTRL_DP0 0x0003098316#define ACP_SW0_AUDIO0_RX_HCTRL_DP1 0x000309C317#define ACP_SW0_AUDIO0_RX_HCTRL_DP2 0x0003100318#define ACP_SW0_AUDIO0_RX_HCTRL_DP3 0x0003104319#define ACP_SW0_AUDIO0_RX_OFFSET_DP0 0x0003108320#define ACP_SW0_AUDIO0_RX_OFFSET_DP1 0x000310C321#define ACP_SW0_AUDIO0_RX_OFFSET_DP2 0x0003110322#define ACP_SW0_AUDIO0_RX_OFFSET_DP3 0x0003114323#define ACP_SW0_AUDIO0_RX_CHANNEL_ENABLE_DP0 0x0003118324#define ACP_SW0_AUDIO0_RX_CHANNEL_ENABLE_DP1 0x000311C325#define ACP_SW0_AUDIO0_RX_CHANNEL_ENABLE_DP2 0x0003120326#define ACP_SW0_AUDIO0_RX_CHANNEL_ENABLE_DP3 0x0003124327#define ACP_SW0_AUDIO1_RX_EN 0x0003128328#define ACP_SW0_AUDIO1_RX_EN_STATUS 0x000312C329#define ACP_SW0_AUDIO1_RX_FRAME_FORMAT 0x0003130330#define ACP_SW0_AUDIO1_RX_SAMPLEINTERVAL 0x0003134331#define ACP_SW0_AUDIO1_RX_HCTRL 0x0003138332#define ACP_SW0_AUDIO1_RX_OFFSET 0x000313C333#define ACP_SW0_AUDIO1_RX_CHANNEL_ENABLE_DP0 0x0003140334#define ACP_SW0_AUDIO2_RX_EN 0x0003144335#define ACP_SW0_AUDIO2_RX_EN_STATUS 0x0003148336#define ACP_SW0_AUDIO2_RX_FRAME_FORMAT 0x000314C337#define ACP_SW0_AUDIO2_RX_SAMPLEINTERVAL 0x0003150338#define ACP_SW0_AUDIO2_RX_HCTRL 0x0003154339#define ACP_SW0_AUDIO2_RX_OFFSET 0x0003158340#define ACP_SW0_AUDIO2_RX_CHANNEL_ENABLE_DP0 0x000315C341#define ACP_SW0_BPT_PORT_EN 0x0003160342#define ACP_SW0_BPT_PORT_EN_STATUS 0x0003164343#define ACP_SW0_BPT_PORT_FRAME_FORMAT 0x0003168344#define ACP_SW0_BPT_PORT_SAMPLEINTERVAL 0x000316C345#define ACP_SW0_BPT_PORT_HCTRL 0x0003170346#define ACP_SW0_BPT_PORT_OFFSET 0x0003174347#define ACP_SW0_BPT_PORT_CHANNEL_ENABLE 0x0003178348#define ACP_SW0_BPT_PORT_FIRST_BYTE_ADDR 0x000317C349#define ACP_SW0_CLK_RESUME_CTRL 0x0003180350#define ACP_SW0_CLK_RESUME_DELAY_CNTR 0x0003184351#define ACP_SW0_BUS_RESET_CTRL 0x0003188352#define ACP_SW0_PRBS_ERR_STATUS 0x000318C353#define ACP_SW0_IMM_CMD_UPPER_WORD 0x0003230354#define ACP_SW0_IMM_CMD_LOWER_QWORD 0x0003234355#define ACP_SW0_IMM_RESP_UPPER_WORD 0x0003238356#define ACP_SW0_IMM_RESP_LOWER_QWORD 0x000323C357#define ACP_SW0_IMM_CMD_STS 0x0003240358#define ACP_SW0_BRA_BASE_ADDRESS 0x0003244359#define ACP_SW0_BRA_TRANSFER_SIZE 0x0003248360#define ACP_SW0_BRA_DMA_BUSY 0x000324C361#define ACP_SW0_BRA_RESP 0x0003250362#define ACP_SW0_BRA_RESP_FRAME_ADDR 0x0003254363#define ACP_SW0_BRA_CURRENT_TRANSFER_SIZE 0x0003258364#define ACP_SW0_STATECHANGE_STATUS_0TO7 0x000325C365#define ACP_SW0_STATECHANGE_STATUS_8TO11 0x0003260366#define ACP_SW0_STATECHANGE_STATUS_MASK_0TO7 0x0003264367#define ACP_SW0_STATECHANGE_STATUS_MASK_8TO11 0x0003268368#define ACP_SW0_CLK_FREQUENCY_CTRL 0x000326C369#define ACP_SW0_ERROR_INTR_MASK 0x0003270370#define ACP_SW0_PHY_TEST_MODE_DATA_OFF 0x0003274371372/* Registers from ACP_P1_AUDIO_BUFFERS block */373#define ACP_P1_AUDIO0_RX_RINGBUFADDR 0x0003A00374#define ACP_P1_AUDIO0_RX_RINGBUFSIZE 0x0003A04375#define ACP_P1_AUDIO0_RX_LINKPOSITIONCNTR 0x0003A08376#define ACP_P1_AUDIO0_RX_FIFOADDR 0x0003A0C377#define ACP_P1_AUDIO0_RX_FIFOSIZE 0x0003A10378#define ACP_P1_AUDIO0_RX_DMA_SIZE 0x0003A14379#define ACP_P1_AUDIO0_RX_LINEARPOSITIONCNTR_HIGH 0x0003A18380#define ACP_P1_AUDIO0_RX_LINEARPOSITIONCNTR_LOW 0x0003A1C381#define ACP_P1_AUDIO0_RX_INTR_WATERMARK_SIZE 0x0003A20382#define ACP_P1_AUDIO0_TX_RINGBUFADDR 0x0003A24383#define ACP_P1_AUDIO0_TX_RINGBUFSIZE 0x0003A28384#define ACP_P1_AUDIO0_TX_LINKPOSITIONCNTR 0x0003A2C385#define ACP_P1_AUDIO0_TX_FIFOADDR 0x0003A30386#define ACP_P1_AUDIO0_TX_FIFOSIZE 0x0003A34387#define ACP_P1_AUDIO0_TX_DMA_SIZE 0x0003A38388#define ACP_P1_AUDIO0_TX_LINEARPOSITIONCNTR_HIGH 0x0003A3C389#define ACP_P1_AUDIO0_TX_LINEARPOSITIONCNTR_LOW 0x0003A40390#define ACP_P1_AUDIO0_TX_INTR_WATERMARK_SIZE 0x0003A44391#define ACP_P1_AUDIO1_RX_RINGBUFADDR 0x0003A48392#define ACP_P1_AUDIO1_RX_RINGBUFSIZE 0x0003A4C393#define ACP_P1_AUDIO1_RX_LINKPOSITIONCNTR 0x0003A50394#define ACP_P1_AUDIO1_RX_FIFOADDR 0x0003A54395#define ACP_P1_AUDIO1_RX_FIFOSIZE 0x0003A58396#define ACP_P1_AUDIO1_RX_DMA_SIZE 0x0003A5C397#define ACP_P1_AUDIO1_RX_LINEARPOSITIONCNTR_HIGH 0x0003A60398#define ACP_P1_AUDIO1_RX_LINEARPOSITIONCNTR_LOW 0x0003A64399#define ACP_P1_AUDIO1_RX_INTR_WATERMARK_SIZE 0x0003A68400#define ACP_P1_AUDIO1_TX_RINGBUFADDR 0x0003A6C401#define ACP_P1_AUDIO1_TX_RINGBUFSIZE 0x0003A70402#define ACP_P1_AUDIO1_TX_LINKPOSITIONCNTR 0x0003A74403#define ACP_P1_AUDIO1_TX_FIFOADDR 0x0003A78404#define ACP_P1_AUDIO1_TX_FIFOSIZE 0x0003A7C405#define ACP_P1_AUDIO1_TX_DMA_SIZE 0x0003A80406#define ACP_P1_AUDIO1_TX_LINEARPOSITIONCNTR_HIGH 0x0003A84407#define ACP_P1_AUDIO1_TX_LINEARPOSITIONCNTR_LOW 0x0003A88408#define ACP_P1_AUDIO1_TX_INTR_WATERMARK_SIZE 0x0003A8C409#define ACP_P1_AUDIO2_RX_RINGBUFADDR 0x0003A90410#define ACP_P1_AUDIO2_RX_RINGBUFSIZE 0x0003A94411#define ACP_P1_AUDIO2_RX_LINKPOSITIONCNTR 0x0003A98412#define ACP_P1_AUDIO2_RX_FIFOADDR 0x0003A9C413#define ACP_P1_AUDIO2_RX_FIFOSIZE 0x0003AA0414#define ACP_P1_AUDIO2_RX_DMA_SIZE 0x0003AA4415#define ACP_P1_AUDIO2_RX_LINEARPOSITIONCNTR_HIGH 0x0003AA8416#define ACP_P1_AUDIO2_RX_LINEARPOSITIONCNTR_LOW 0x0003AAC417#define ACP_P1_AUDIO2_RX_INTR_WATERMARK_SIZE 0x0003AB0418#define ACP_P1_AUDIO2_TX_RINGBUFADDR 0x0003AB4419#define ACP_P1_AUDIO2_TX_RINGBUFSIZE 0x0003AB8420#define ACP_P1_AUDIO2_TX_LINKPOSITIONCNTR 0x0003ABC421#define ACP_P1_AUDIO2_TX_FIFOADDR 0x0003AC0422#define ACP_P1_AUDIO2_TX_FIFOSIZE 0x0003AC4423#define ACP_P1_AUDIO2_TX_DMA_SIZE 0x0003AC8424#define ACP_P1_AUDIO2_TX_LINEARPOSITIONCNTR_HIGH 0x0003ACC425#define ACP_P1_AUDIO2_TX_LINEARPOSITIONCNTR_LOW 0x0003AD0426#define ACP_P1_AUDIO2_TX_INTR_WATERMARK_SIZE 0x0003AD4427428/* Registers from ACP_SW1_SWCLK block */429#define ACP_SW1_EN 0x0003C00430#define ACP_SW1_EN_STATUS 0x0003C04431#define ACP_SW1_FRAMESIZE 0x0003C08432#define ACP_SW1_SSP_COUNTER 0x0003C0C433#define ACP_SW1_AUDIO1_TX_EN 0x0003C50434#define ACP_SW1_AUDIO1_TX_EN_STATUS 0x0003C54435#define ACP_SW1_AUDIO1_TX_FRAME_FORMAT 0x0003C58436#define ACP_SW1_AUDIO1_TX_SAMPLEINTERVAL 0x0003C5C437#define ACP_SW1_AUDIO1_TX_HCTRL 0x0003C60438#define ACP_SW1_AUDIO1_TX_OFFSET 0x0003C64439#define ACP_SW1_AUDIO1_TX_CHANNEL_ENABLE_DP0 0x0003C68440#define ACP_SW1_AUDIO1_RX_EN 0x0003D28441#define ACP_SW1_AUDIO1_RX_EN_STATUS 0x0003D2C442#define ACP_SW1_AUDIO1_RX_FRAME_FORMAT 0x0003D30443#define ACP_SW1_AUDIO1_RX_SAMPLEINTERVAL 0x0003D34444#define ACP_SW1_AUDIO1_RX_HCTRL 0x0003D38445#define ACP_SW1_AUDIO1_RX_OFFSET 0x0003D3C446#define ACP_SW1_AUDIO1_RX_CHANNEL_ENABLE_DP0 0x0003D40447#define ACP_SW1_BPT_PORT_EN 0x0003D60448#define ACP_SW1_BPT_PORT_EN_STATUS 0x0003D64449#define ACP_SW1_BPT_PORT_FRAME_FORMAT 0x0003D68450#define ACP_SW1_BPT_PORT_SAMPLEINTERVAL 0x0003D6C451#define ACP_SW1_BPT_PORT_HCTRL 0x0003D70452#define ACP_SW1_BPT_PORT_OFFSET 0x0003D74453#define ACP_SW1_BPT_PORT_CHANNEL_ENABLE 0x0003D78454#define ACP_SW1_BPT_PORT_FIRST_BYTE_ADDR 0x0003D7C455#define ACP_SW1_CLK_RESUME_CTRL 0x0003D80456#define ACP_SW1_CLK_RESUME_DELAY_CNTR 0x0003D84457#define ACP_SW1_BUS_RESET_CTRL 0x0003D88458#define ACP_SW1_PRBS_ERR_STATUS 0x0003D8C459460/* Registers from ACP_SW1_ACLK block */461#define ACP_SW1_CORB_BASE_ADDRESS 0x0003E00462#define ACP_SW1_CORB_WRITE_POINTER 0x0003E04463#define ACP_SW1_CORB_READ_POINTER 0x0003E08464#define ACP_SW1_CORB_CONTROL 0x0003E0C465#define ACP_SW1_CORB_SIZE 0x0003E14466#define ACP_SW1_RIRB_BASE_ADDRESS 0x0003E18467#define ACP_SW1_RIRB_WRITE_POINTER 0x0003E1C468#define ACP_SW1_RIRB_RESPONSE_INTERRUPT_COUNT 0x0003E20469#define ACP_SW1_RIRB_CONTROL 0x0003E24470#define ACP_SW1_RIRB_SIZE 0x0003E28471#define ACP_SW1_RIRB_FIFO_MIN_THDL 0x0003E2C472#define ACP_SW1_IMM_CMD_UPPER_WORD 0x0003E30473#define ACP_SW1_IMM_CMD_LOWER_QWORD 0x0003E34474#define ACP_SW1_IMM_RESP_UPPER_WORD 0x0003E38475#define ACP_SW1_IMM_RESP_LOWER_QWORD 0x0003E3C476#define ACP_SW1_IMM_CMD_STS 0x0003E40477#define ACP_SW1_BRA_BASE_ADDRESS 0x0003E44478#define ACP_SW1_BRA_TRANSFER_SIZE 0x0003E48479#define ACP_SW1_BRA_DMA_BUSY 0x0003E4C480#define ACP_SW1_BRA_RESP 0x0003E50481#define ACP_SW1_BRA_RESP_FRAME_ADDR 0x0003E54482#define ACP_SW1_BRA_CURRENT_TRANSFER_SIZE 0x0003E58483#define ACP_SW1_STATECHANGE_STATUS_0TO7 0x0003E5C484#define ACP_SW1_STATECHANGE_STATUS_8TO11 0x0003E60485#define ACP_SW1_STATECHANGE_STATUS_MASK_0TO7 0x0003E64486#define ACP_SW1_STATECHANGE_STATUS_MASK_8TO11 0x0003E68487#define ACP_SW1_CLK_FREQUENCY_CTRL 0x0003E6C488#define ACP_SW1_ERROR_INTR_MASK 0x0003E70489#define ACP_SW1_PHY_TEST_MODE_DATA_OFF 0x0003E74490491/* Registers from ACP_SCRATCH block */492#define ACP_SCRATCH_REG_0 0x0010000493494#endif495496497