Path: blob/master/include/uapi/sound/intel/avs/tokens.h
51434 views
/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */1/*2* Copyright(c) 2021 Intel Corporation3*4* Authors: Cezary Rojewski <[email protected]>5* Amadeusz Slawinski <[email protected]>6*/78#ifndef __UAPI_SOUND_INTEL_AVS_TOKENS_H9#define __UAPI_SOUND_INTEL_AVS_TOKENS_H1011enum avs_tplg_token {12/* struct avs_tplg */13AVS_TKN_MANIFEST_NAME_STRING = 1,14AVS_TKN_MANIFEST_VERSION_U32 = 2,15AVS_TKN_MANIFEST_NUM_LIBRARIES_U32 = 3,16AVS_TKN_MANIFEST_NUM_AFMTS_U32 = 4,17AVS_TKN_MANIFEST_NUM_MODCFGS_BASE_U32 = 5,18AVS_TKN_MANIFEST_NUM_MODCFGS_EXT_U32 = 6,19AVS_TKN_MANIFEST_NUM_PPLCFGS_U32 = 7,20AVS_TKN_MANIFEST_NUM_BINDINGS_U32 = 8,21AVS_TKN_MANIFEST_NUM_CONDPATH_TMPLS_U32 = 9,22AVS_TKN_MANIFEST_NUM_INIT_CONFIGS_U32 = 10,23AVS_TKN_MANIFEST_NUM_NHLT_CONFIGS_U32 = 11,2425/* struct avs_tplg_library */26AVS_TKN_LIBRARY_ID_U32 = 101,27AVS_TKN_LIBRARY_NAME_STRING = 102,2829/* struct avs_audio_format */30AVS_TKN_AFMT_ID_U32 = 201,31AVS_TKN_AFMT_SAMPLE_RATE_U32 = 202,32AVS_TKN_AFMT_BIT_DEPTH_U32 = 203,33AVS_TKN_AFMT_CHANNEL_MAP_U32 = 204,34AVS_TKN_AFMT_CHANNEL_CFG_U32 = 205,35AVS_TKN_AFMT_INTERLEAVING_U32 = 206,36AVS_TKN_AFMT_NUM_CHANNELS_U32 = 207,37AVS_TKN_AFMT_VALID_BIT_DEPTH_U32 = 208,38AVS_TKN_AFMT_SAMPLE_TYPE_U32 = 209,3940/* struct avs_tplg_modcfg_base */41AVS_TKN_MODCFG_BASE_ID_U32 = 301,42AVS_TKN_MODCFG_BASE_CPC_U32 = 302,43AVS_TKN_MODCFG_BASE_IBS_U32 = 303,44AVS_TKN_MODCFG_BASE_OBS_U32 = 304,45AVS_TKN_MODCFG_BASE_PAGES_U32 = 305,4647/* struct avs_tplg_modcfg_ext */48AVS_TKN_MODCFG_EXT_ID_U32 = 401,49AVS_TKN_MODCFG_EXT_TYPE_UUID = 402,50AVS_TKN_MODCFG_CPR_OUT_AFMT_ID_U32 = 403,51AVS_TKN_MODCFG_CPR_FEATURE_MASK_U32 = 404,52AVS_TKN_MODCFG_CPR_DMA_TYPE_U32 = 405,53AVS_TKN_MODCFG_CPR_DMABUFF_SIZE_U32 = 406,54AVS_TKN_MODCFG_CPR_VINDEX_U8 = 407,55AVS_TKN_MODCFG_CPR_BLOB_FMT_ID_U32 = 408,56AVS_TKN_MODCFG_MICSEL_OUT_AFMT_ID_U32 = 409,57AVS_TKN_MODCFG_INTELWOV_CPC_LP_MODE_U32 = 410,58AVS_TKN_MODCFG_SRC_OUT_FREQ_U32 = 411,59AVS_TKN_MODCFG_MUX_REF_AFMT_ID_U32 = 412,60AVS_TKN_MODCFG_MUX_OUT_AFMT_ID_U32 = 413,61AVS_TKN_MODCFG_AEC_REF_AFMT_ID_U32 = 414,62AVS_TKN_MODCFG_AEC_OUT_AFMT_ID_U32 = 415,63AVS_TKN_MODCFG_AEC_CPC_LP_MODE_U32 = 416,64AVS_TKN_MODCFG_ASRC_OUT_FREQ_U32 = 417,65AVS_TKN_MODCFG_ASRC_MODE_U8 = 418,66AVS_TKN_MODCFG_ASRC_DISABLE_JITTER_U8 = 419,67AVS_TKN_MODCFG_UPDOWN_MIX_OUT_CHAN_CFG_U32 = 420,68AVS_TKN_MODCFG_UPDOWN_MIX_COEFF_SELECT_U32 = 421,69AVS_TKN_MODCFG_UPDOWN_MIX_COEFF_0_S32 = 422,70AVS_TKN_MODCFG_UPDOWN_MIX_COEFF_1_S32 = 423,71AVS_TKN_MODCFG_UPDOWN_MIX_COEFF_2_S32 = 424,72AVS_TKN_MODCFG_UPDOWN_MIX_COEFF_3_S32 = 425,73AVS_TKN_MODCFG_UPDOWN_MIX_COEFF_4_S32 = 426,74AVS_TKN_MODCFG_UPDOWN_MIX_COEFF_5_S32 = 427,75AVS_TKN_MODCFG_UPDOWN_MIX_COEFF_6_S32 = 428,76AVS_TKN_MODCFG_UPDOWN_MIX_COEFF_7_S32 = 429,77AVS_TKN_MODCFG_UPDOWN_MIX_CHAN_MAP_U32 = 430,78AVS_TKN_MODCFG_EXT_NUM_INPUT_PINS_U16 = 431,79AVS_TKN_MODCFG_EXT_NUM_OUTPUT_PINS_U16 = 432,80AVS_TKN_MODCFG_WHM_REF_AFMT_ID_U32 = 433,81AVS_TKN_MODCFG_WHM_OUT_AFMT_ID_U32 = 434,82AVS_TKN_MODCFG_WHM_WAKE_TICK_PERIOD_U32 = 435,83AVS_TKN_MODCFG_WHM_VINDEX_U8 = 436,84AVS_TKN_MODCFG_WHM_DMA_TYPE_U32 = 437,85AVS_TKN_MODCFG_WHM_DMABUFF_SIZE_U32 = 438,86AVS_TKN_MODCFG_WHM_BLOB_AFMT_ID_U32 = 439,87AVS_TKN_MODCFG_PEAKVOL_VOLUME_U32 = 440,88AVS_TKN_MODCFG_PEAKVOL_CHANNEL_ID_U32 = 441, /* reserved */89AVS_TKN_MODCFG_PEAKVOL_CURVE_TYPE_U32 = 442,90AVS_TKN_MODCFG_PEAKVOL_CURVE_DURATION_U32 = 443,9192/* struct avs_tplg_pplcfg */93AVS_TKN_PPLCFG_ID_U32 = 1401,94AVS_TKN_PPLCFG_REQ_SIZE_U16 = 1402,95AVS_TKN_PPLCFG_PRIORITY_U8 = 1403,96AVS_TKN_PPLCFG_LOW_POWER_BOOL = 1404,97AVS_TKN_PPLCFG_ATTRIBUTES_U16 = 1405,98AVS_TKN_PPLCFG_TRIGGER_U32 = 1406,99100/* struct avs_tplg_binding */101AVS_TKN_BINDING_ID_U32 = 1501,102AVS_TKN_BINDING_TARGET_TPLG_NAME_STRING = 1502,103AVS_TKN_BINDING_TARGET_PATH_TMPL_ID_U32 = 1503,104AVS_TKN_BINDING_TARGET_PPL_ID_U32 = 1504,105AVS_TKN_BINDING_TARGET_MOD_ID_U32 = 1505,106AVS_TKN_BINDING_TARGET_MOD_PIN_U8 = 1506,107AVS_TKN_BINDING_MOD_ID_U32 = 1507,108AVS_TKN_BINDING_MOD_PIN_U8 = 1508,109AVS_TKN_BINDING_IS_SINK_U8 = 1509,110111/* struct avs_tplg_pipeline */112AVS_TKN_PPL_ID_U32 = 1601,113AVS_TKN_PPL_PPLCFG_ID_U32 = 1602,114AVS_TKN_PPL_NUM_BINDING_IDS_U32 = 1603,115AVS_TKN_PPL_BINDING_ID_U32 = 1604,116117/* struct avs_tplg_module */118AVS_TKN_MOD_ID_U32 = 1701,119AVS_TKN_MOD_MODCFG_BASE_ID_U32 = 1702,120AVS_TKN_MOD_IN_AFMT_ID_U32 = 1703,121AVS_TKN_MOD_CORE_ID_U8 = 1704,122AVS_TKN_MOD_PROC_DOMAIN_U8 = 1705,123AVS_TKN_MOD_MODCFG_EXT_ID_U32 = 1706,124AVS_TKN_MOD_KCONTROL_ID_U32 = 1707,125AVS_TKN_MOD_INIT_CONFIG_NUM_IDS_U32 = 1708,126AVS_TKN_MOD_INIT_CONFIG_ID_U32 = 1709,127AVS_TKN_MOD_NHLT_CONFIG_ID_U32 = 1710,128129/* struct avs_tplg_path_template */130AVS_TKN_PATH_TMPL_ID_U32 = 1801,131132/* struct avs_tplg_path */133AVS_TKN_PATH_ID_U32 = 1901,134AVS_TKN_PATH_FE_FMT_ID_U32 = 1902,135AVS_TKN_PATH_BE_FMT_ID_U32 = 1903,136137/* struct avs_tplg_path_template (conditional) */138AVS_TKN_CONDPATH_TMPL_ID_U32 = 1801,139AVS_TKN_CONDPATH_TMPL_SOURCE_TPLG_NAME_STRING = 2002,140AVS_TKN_CONDPATH_TMPL_SOURCE_PATH_TMPL_ID_U32 = 2003,141AVS_TKN_CONDPATH_TMPL_SINK_TPLG_NAME_STRING = 2004,142AVS_TKN_CONDPATH_TMPL_SINK_PATH_TMPL_ID_U32 = 2005,143AVS_TKN_CONDPATH_TMPL_COND_TYPE_U32 = 2006,144AVS_TKN_CONDPATH_TMPL_OVERRIDABLE_BOOL = 2007,145AVS_TKN_CONDPATH_TMPL_PRIORITY_U8 = 2008,146147/* struct avs_tplg_path (conditional) */148AVS_TKN_CONDPATH_ID_U32 = 1901,149AVS_TKN_CONDPATH_SOURCE_PATH_ID_U32 = 2102,150AVS_TKN_CONDPATH_SINK_PATH_ID_U32 = 2103,151152/* struct avs_tplg_pin_format */153AVS_TKN_PIN_FMT_INDEX_U32 = 2201,154AVS_TKN_PIN_FMT_IOBS_U32 = 2202,155AVS_TKN_PIN_FMT_AFMT_ID_U32 = 2203,156157/* struct avs_tplg_kcontrol */158AVS_TKN_KCONTROL_ID_U32 = 2301,159160/* struct avs_tplg_init_config */161AVS_TKN_INIT_CONFIG_ID_U32 = 2401,162AVS_TKN_INIT_CONFIG_PARAM_U8 = 2402,163AVS_TKN_INIT_CONFIG_LENGTH_U32 = 2403,164165/* struct avs_tplg_nhlt_config */166AVS_TKN_NHLT_CONFIG_ID_U32 = 2501,167AVS_TKN_NHLT_CONFIG_SIZE_U32 = 2502,168};169170#endif171172173