Book a Demo!
CoCalc Logo Icon
StoreFeaturesDocsShareSupportNewsAboutPoliciesSign UpSign In
torvalds
GitHub Repository: torvalds/linux
Path: blob/master/sound/pci/ctxfi/cthardware.h
51764 views
1
/* SPDX-License-Identifier: GPL-2.0-only */
2
/*
3
* Copyright (C) 2008, Creative Technology Ltd. All Rights Reserved.
4
*
5
* @File cthardware.h
6
*
7
* @Brief
8
* This file contains the definition of hardware access methord.
9
*
10
* @Author Liu Chun
11
* @Date May 13 2008
12
*/
13
14
#ifndef CTHARDWARE_H
15
#define CTHARDWARE_H
16
17
#include <linux/types.h>
18
#include <linux/pci.h>
19
#include <sound/core.h>
20
21
enum CHIPTYP {
22
ATC20K1,
23
ATC20K2,
24
ATCNONE
25
};
26
27
enum CTCARDS {
28
/* 20k1 models */
29
CTSB046X,
30
CT20K1_MODEL_FIRST = CTSB046X,
31
CTSB055X,
32
CTSB073X,
33
CTUAA,
34
CT20K1_UNKNOWN,
35
/* 20k2 models */
36
CTSB0760,
37
CT20K2_MODEL_FIRST = CTSB0760,
38
CTHENDRIX,
39
CTSB0880,
40
CTSB1270,
41
CTOK0010,
42
CT20K2_UNKNOWN,
43
NUM_CTCARDS /* This should always be the last */
44
};
45
46
/* Type of input source for ADC */
47
enum ADCSRC{
48
ADC_MICIN,
49
ADC_LINEIN,
50
ADC_VIDEO,
51
ADC_AUX,
52
ADC_NONE /* Switch to digital input */
53
};
54
55
struct card_conf {
56
/* device virtual mem page table page physical addr
57
* (supporting one page table page now) */
58
unsigned long vm_pgt_phys;
59
unsigned int rsr; /* reference sample rate in Hzs*/
60
unsigned int msr; /* master sample rate in rsrs */
61
};
62
63
struct capabilities {
64
unsigned int digit_io_switch:1;
65
unsigned int dedicated_mic:1;
66
unsigned int dedicated_rca:1;
67
unsigned int output_switch:1;
68
unsigned int mic_source_switch:1;
69
};
70
71
struct hw {
72
int (*card_init)(struct hw *hw, struct card_conf *info);
73
int (*card_stop)(struct hw *hw);
74
int (*pll_init)(struct hw *hw, unsigned int rsr);
75
#ifdef CONFIG_PM_SLEEP
76
int (*suspend)(struct hw *hw);
77
int (*resume)(struct hw *hw, struct card_conf *info);
78
#endif
79
int (*is_adc_source_selected)(struct hw *hw, enum ADCSRC source);
80
int (*select_adc_source)(struct hw *hw, enum ADCSRC source);
81
struct capabilities (*capabilities)(struct hw *hw);
82
int (*output_switch_get)(struct hw *hw);
83
int (*output_switch_put)(struct hw *hw, int position);
84
int (*mic_source_switch_get)(struct hw *hw);
85
int (*mic_source_switch_put)(struct hw *hw, int position);
86
87
/* SRC operations */
88
int (*src_rsc_get_ctrl_blk)(void **rblk);
89
int (*src_rsc_put_ctrl_blk)(void *blk);
90
int (*src_set_state)(void *blk, unsigned int state);
91
int (*src_set_bm)(void *blk, unsigned int bm);
92
int (*src_set_rsr)(void *blk, unsigned int rsr);
93
int (*src_set_sf)(void *blk, unsigned int sf);
94
int (*src_set_wr)(void *blk, unsigned int wr);
95
int (*src_set_pm)(void *blk, unsigned int pm);
96
int (*src_set_rom)(void *blk, unsigned int rom);
97
int (*src_set_vo)(void *blk, unsigned int vo);
98
int (*src_set_st)(void *blk, unsigned int st);
99
int (*src_set_ie)(void *blk, unsigned int ie);
100
int (*src_set_ilsz)(void *blk, unsigned int ilsz);
101
int (*src_set_bp)(void *blk, unsigned int bp);
102
int (*src_set_cisz)(void *blk, unsigned int cisz);
103
int (*src_set_ca)(void *blk, unsigned int ca);
104
int (*src_set_sa)(void *blk, unsigned int sa);
105
int (*src_set_la)(void *blk, unsigned int la);
106
int (*src_set_pitch)(void *blk, unsigned int pitch);
107
int (*src_set_clear_zbufs)(void *blk, unsigned int clear);
108
int (*src_set_dirty)(void *blk, unsigned int flags);
109
int (*src_set_dirty_all)(void *blk);
110
int (*src_commit_write)(struct hw *hw, unsigned int idx, void *blk);
111
int (*src_get_ca)(struct hw *hw, unsigned int idx, void *blk);
112
unsigned int (*src_get_dirty)(void *blk);
113
unsigned int (*src_dirty_conj_mask)(void);
114
int (*src_mgr_get_ctrl_blk)(void **rblk);
115
int (*src_mgr_put_ctrl_blk)(void *blk);
116
/* syncly enable src @idx */
117
int (*src_mgr_enbs_src)(void *blk, unsigned int idx);
118
/* enable src @idx */
119
int (*src_mgr_enb_src)(void *blk, unsigned int idx);
120
/* disable src @idx */
121
int (*src_mgr_dsb_src)(void *blk, unsigned int idx);
122
int (*src_mgr_commit_write)(struct hw *hw, void *blk);
123
124
/* SRC Input Mapper operations */
125
int (*srcimp_mgr_get_ctrl_blk)(void **rblk);
126
int (*srcimp_mgr_put_ctrl_blk)(void *blk);
127
int (*srcimp_mgr_set_imaparc)(void *blk, unsigned int slot);
128
int (*srcimp_mgr_set_imapuser)(void *blk, unsigned int user);
129
int (*srcimp_mgr_set_imapnxt)(void *blk, unsigned int next);
130
int (*srcimp_mgr_set_imapaddr)(void *blk, unsigned int addr);
131
int (*srcimp_mgr_commit_write)(struct hw *hw, void *blk);
132
133
/* AMIXER operations */
134
int (*amixer_rsc_get_ctrl_blk)(void **rblk);
135
int (*amixer_rsc_put_ctrl_blk)(void *blk);
136
int (*amixer_mgr_get_ctrl_blk)(void **rblk);
137
int (*amixer_mgr_put_ctrl_blk)(void *blk);
138
int (*amixer_set_mode)(void *blk, unsigned int mode);
139
int (*amixer_set_iv)(void *blk, unsigned int iv);
140
int (*amixer_set_x)(void *blk, unsigned int x);
141
int (*amixer_set_y)(void *blk, unsigned int y);
142
int (*amixer_set_sadr)(void *blk, unsigned int sadr);
143
int (*amixer_set_se)(void *blk, unsigned int se);
144
int (*amixer_set_dirty)(void *blk, unsigned int flags);
145
int (*amixer_set_dirty_all)(void *blk);
146
int (*amixer_commit_write)(struct hw *hw, unsigned int idx, void *blk);
147
int (*amixer_get_y)(void *blk);
148
unsigned int (*amixer_get_dirty)(void *blk);
149
150
/* DAIO operations */
151
int (*dai_get_ctrl_blk)(void **rblk);
152
int (*dai_put_ctrl_blk)(void *blk);
153
int (*dai_srt_set_srco)(void *blk, unsigned int src);
154
int (*dai_srt_set_srcm)(void *blk, unsigned int src);
155
int (*dai_srt_set_rsr)(void *blk, unsigned int rsr);
156
int (*dai_srt_set_drat)(void *blk, unsigned int drat);
157
int (*dai_srt_set_ec)(void *blk, unsigned int ec);
158
int (*dai_srt_set_et)(void *blk, unsigned int et);
159
int (*dai_commit_write)(struct hw *hw, unsigned int idx, void *blk);
160
int (*dao_get_ctrl_blk)(void **rblk);
161
int (*dao_put_ctrl_blk)(void *blk);
162
int (*dao_set_spos)(void *blk, unsigned int spos);
163
int (*dao_commit_write)(struct hw *hw, unsigned int idx, void *blk);
164
int (*dao_get_spos)(void *blk, unsigned int *spos);
165
166
int (*daio_mgr_get_ctrl_blk)(struct hw *hw, void **rblk);
167
int (*daio_mgr_put_ctrl_blk)(void *blk);
168
int (*daio_mgr_enb_dai)(void *blk, unsigned int idx);
169
int (*daio_mgr_dsb_dai)(void *blk, unsigned int idx);
170
int (*daio_mgr_enb_dao)(void *blk, unsigned int idx);
171
int (*daio_mgr_dsb_dao)(void *blk, unsigned int idx);
172
int (*daio_mgr_dao_init)(struct hw *hw, void *blk, unsigned int idx,
173
unsigned int conf);
174
int (*daio_mgr_set_imaparc)(void *blk, unsigned int slot);
175
int (*daio_mgr_set_imapnxt)(void *blk, unsigned int next);
176
int (*daio_mgr_set_imapaddr)(void *blk, unsigned int addr);
177
int (*daio_mgr_commit_write)(struct hw *hw, void *blk);
178
179
int (*set_timer_irq)(struct hw *hw, int enable);
180
int (*set_timer_tick)(struct hw *hw, unsigned int tick);
181
unsigned int (*get_wc)(struct hw *hw);
182
183
void (*irq_callback)(void *data, unsigned int bit);
184
void *irq_callback_data;
185
186
struct pci_dev *pci; /* the pci kernel structure of this card */
187
struct snd_card *card; /* pointer to this card */
188
int irq;
189
unsigned long io_base;
190
void __iomem *mem_base;
191
192
enum CHIPTYP chip_type;
193
enum CTCARDS model;
194
};
195
196
int create_hw_obj(struct pci_dev *pci, enum CHIPTYP chip_type,
197
enum CTCARDS model, struct hw **rhw);
198
int destroy_hw_obj(struct hw *hw);
199
200
unsigned int get_field(unsigned int data, unsigned int field);
201
void set_field(unsigned int *data, unsigned int field, unsigned int value);
202
203
/* IRQ bits */
204
#define PLL_INT (1 << 10) /* PLL input-clock out-of-range */
205
#define FI_INT (1 << 9) /* forced interrupt */
206
#define IT_INT (1 << 8) /* timer interrupt */
207
#define PCI_INT (1 << 7) /* PCI bus error pending */
208
#define URT_INT (1 << 6) /* UART Tx/Rx */
209
#define GPI_INT (1 << 5) /* GPI pin */
210
#define MIX_INT (1 << 4) /* mixer parameter segment FIFO channels */
211
#define DAI_INT (1 << 3) /* DAI (SR-tracker or SPDIF-receiver) */
212
#define TP_INT (1 << 2) /* transport priority queue */
213
#define DSP_INT (1 << 1) /* DSP */
214
#define SRC_INT (1 << 0) /* SRC channels */
215
216
#endif /* CTHARDWARE_H */
217
218