Path: blob/master/sound/soc/amd/raven/chip_offset_byte.h
26481 views
/* SPDX-License-Identifier: GPL-2.0+ */1/*2* AMD ACP 3.0 Register Documentation3*4* Copyright 2016 Advanced Micro Devices, Inc.5*/67#ifndef _acp_ip_OFFSET_HEADER8#define _acp_ip_OFFSET_HEADER9// Registers from ACP_DMA block1011#define mmACP_DMA_CNTL_0 0x124000012#define mmACP_DMA_CNTL_1 0x124000413#define mmACP_DMA_CNTL_2 0x124000814#define mmACP_DMA_CNTL_3 0x124000C15#define mmACP_DMA_CNTL_4 0x124001016#define mmACP_DMA_CNTL_5 0x124001417#define mmACP_DMA_CNTL_6 0x124001818#define mmACP_DMA_CNTL_7 0x124001C19#define mmACP_DMA_DSCR_STRT_IDX_0 0x124002020#define mmACP_DMA_DSCR_STRT_IDX_1 0x124002421#define mmACP_DMA_DSCR_STRT_IDX_2 0x124002822#define mmACP_DMA_DSCR_STRT_IDX_3 0x124002C23#define mmACP_DMA_DSCR_STRT_IDX_4 0x124003024#define mmACP_DMA_DSCR_STRT_IDX_5 0x124003425#define mmACP_DMA_DSCR_STRT_IDX_6 0x124003826#define mmACP_DMA_DSCR_STRT_IDX_7 0x124003C27#define mmACP_DMA_DSCR_CNT_0 0x124004028#define mmACP_DMA_DSCR_CNT_1 0x124004429#define mmACP_DMA_DSCR_CNT_2 0x124004830#define mmACP_DMA_DSCR_CNT_3 0x124004C31#define mmACP_DMA_DSCR_CNT_4 0x124005032#define mmACP_DMA_DSCR_CNT_5 0x124005433#define mmACP_DMA_DSCR_CNT_6 0x124005834#define mmACP_DMA_DSCR_CNT_7 0x124005C35#define mmACP_DMA_PRIO_0 0x124006036#define mmACP_DMA_PRIO_1 0x124006437#define mmACP_DMA_PRIO_2 0x124006838#define mmACP_DMA_PRIO_3 0x124006C39#define mmACP_DMA_PRIO_4 0x124007040#define mmACP_DMA_PRIO_5 0x124007441#define mmACP_DMA_PRIO_6 0x124007842#define mmACP_DMA_PRIO_7 0x124007C43#define mmACP_DMA_CUR_DSCR_0 0x124008044#define mmACP_DMA_CUR_DSCR_1 0x124008445#define mmACP_DMA_CUR_DSCR_2 0x124008846#define mmACP_DMA_CUR_DSCR_3 0x124008C47#define mmACP_DMA_CUR_DSCR_4 0x124009048#define mmACP_DMA_CUR_DSCR_5 0x124009449#define mmACP_DMA_CUR_DSCR_6 0x124009850#define mmACP_DMA_CUR_DSCR_7 0x124009C51#define mmACP_DMA_CUR_TRANS_CNT_0 0x12400A052#define mmACP_DMA_CUR_TRANS_CNT_1 0x12400A453#define mmACP_DMA_CUR_TRANS_CNT_2 0x12400A854#define mmACP_DMA_CUR_TRANS_CNT_3 0x12400AC55#define mmACP_DMA_CUR_TRANS_CNT_4 0x12400B056#define mmACP_DMA_CUR_TRANS_CNT_5 0x12400B457#define mmACP_DMA_CUR_TRANS_CNT_6 0x12400B858#define mmACP_DMA_CUR_TRANS_CNT_7 0x12400BC59#define mmACP_DMA_ERR_STS_0 0x12400C060#define mmACP_DMA_ERR_STS_1 0x12400C461#define mmACP_DMA_ERR_STS_2 0x12400C862#define mmACP_DMA_ERR_STS_3 0x12400CC63#define mmACP_DMA_ERR_STS_4 0x12400D064#define mmACP_DMA_ERR_STS_5 0x12400D465#define mmACP_DMA_ERR_STS_6 0x12400D866#define mmACP_DMA_ERR_STS_7 0x12400DC67#define mmACP_DMA_DESC_BASE_ADDR 0x12400E068#define mmACP_DMA_DESC_MAX_NUM_DSCR 0x12400E469#define mmACP_DMA_CH_STS 0x12400E870#define mmACP_DMA_CH_GROUP 0x12400EC71#define mmACP_DMA_CH_RST_STS 0x12400F0727374// Registers from ACP_AXI2AXIATU block7576#define mmACPAXI2AXI_ATU_PAGE_SIZE_GRP_1 0x1240C0077#define mmACPAXI2AXI_ATU_BASE_ADDR_GRP_1 0x1240C0478#define mmACPAXI2AXI_ATU_PAGE_SIZE_GRP_2 0x1240C0879#define mmACPAXI2AXI_ATU_BASE_ADDR_GRP_2 0x1240C0C80#define mmACPAXI2AXI_ATU_PAGE_SIZE_GRP_3 0x1240C1081#define mmACPAXI2AXI_ATU_BASE_ADDR_GRP_3 0x1240C1482#define mmACPAXI2AXI_ATU_PAGE_SIZE_GRP_4 0x1240C1883#define mmACPAXI2AXI_ATU_BASE_ADDR_GRP_4 0x1240C1C84#define mmACPAXI2AXI_ATU_PAGE_SIZE_GRP_5 0x1240C2085#define mmACPAXI2AXI_ATU_BASE_ADDR_GRP_5 0x1240C2486#define mmACPAXI2AXI_ATU_PAGE_SIZE_GRP_6 0x1240C2887#define mmACPAXI2AXI_ATU_BASE_ADDR_GRP_6 0x1240C2C88#define mmACPAXI2AXI_ATU_PAGE_SIZE_GRP_7 0x1240C3089#define mmACPAXI2AXI_ATU_BASE_ADDR_GRP_7 0x1240C3490#define mmACPAXI2AXI_ATU_PAGE_SIZE_GRP_8 0x1240C3891#define mmACPAXI2AXI_ATU_BASE_ADDR_GRP_8 0x1240C3C92#define mmACPAXI2AXI_ATU_CTRL 0x1240C40939495// Registers from ACP_CLKRST block9697#define mmACP_SOFT_RESET 0x124100098#define mmACP_CONTROL 0x124100499#define mmACP_STATUS 0x1241008100#define mmACP_DSP0_OCD_HALT_ON_RST 0x124100C101#define mmACP_DYNAMIC_CG_MASTER_CONTROL 0x1241010102103104// Registers from ACP_MISC block105106#define mmACP_EXTERNAL_INTR_ENB 0x1241800107#define mmACP_EXTERNAL_INTR_CNTL 0x1241804108#define mmACP_EXTERNAL_INTR_STAT 0x1241808109#define mmACP_DSP0_INTR_CNTL 0x124180C110#define mmACP_DSP0_INTR_STAT 0x1241810111#define mmACP_DSP_SW_INTR_CNTL 0x1241814112#define mmACP_DSP_SW_INTR_STAT 0x1241818113#define mmACP_SW_INTR_TRIG 0x124181C114#define mmACP_SMU_MAILBOX 0x1241820115#define mmDSP_INTERRUPT_ROUTING_CTRL 0x1241824116#define mmACP_DSP0_WATCHDOG_TIMER_CNTL 0x1241828117#define mmACP_DSP0_EXT_TIMER1_CNTL 0x124182C118#define mmACP_DSP0_EXT_TIMER2_CNTL 0x1241830119#define mmACP_DSP0_EXT_TIMER3_CNTL 0x1241834120#define mmACP_DSP0_EXT_TIMER4_CNTL 0x1241838121#define mmACP_DSP0_EXT_TIMER5_CNTL 0x124183C122#define mmACP_DSP0_EXT_TIMER6_CNTL 0x1241840123#define mmACP_DSP0_EXT_TIMER1_CURR_VALUE 0x1241844124#define mmACP_DSP0_EXT_TIMER2_CURR_VALUE 0x1241848125#define mmACP_DSP0_EXT_TIMER3_CURR_VALUE 0x124184C126#define mmACP_DSP0_EXT_TIMER4_CURR_VALUE 0x1241850127#define mmACP_DSP0_EXT_TIMER5_CURR_VALUE 0x1241854128#define mmACP_DSP0_EXT_TIMER6_CURR_VALUE 0x1241858129#define mmACP_FW_STATUS 0x124185C130#define mmACP_TIMER 0x1241874131#define mmACP_TIMER_CNTL 0x1241878132#define mmACP_PGMEM_CTRL 0x12418C0133#define mmACP_ERROR_STATUS 0x12418C4134#define mmACP_SW_I2S_ERROR_REASON 0x12418C8135#define mmACP_MEM_PG_STS 0x12418CC136137138// Registers from ACP_PGFSM block139140#define mmACP_I2S_PIN_CONFIG 0x1241400141#define mmACP_PAD_PULLUP_PULLDOWN_CTRL 0x1241404142#define mmACP_PAD_DRIVE_STRENGTH_CTRL 0x1241408143#define mmACP_SW_PAD_KEEPER_EN 0x124140C144#define mmACP_SW_WAKE_EN 0x1241410145#define mmACP_I2S_WAKE_EN 0x1241414146#define mmACP_PME_EN 0x1241418147#define mmACP_PGFSM_CONTROL 0x124141C148#define mmACP_PGFSM_STATUS 0x1241420149150151// Registers from ACP_SCRATCH block152153#define mmACP_SCRATCH_REG_0 0x1250000154#define mmACP_SCRATCH_REG_1 0x1250004155#define mmACP_SCRATCH_REG_2 0x1250008156#define mmACP_SCRATCH_REG_3 0x125000C157#define mmACP_SCRATCH_REG_4 0x1250010158#define mmACP_SCRATCH_REG_5 0x1250014159#define mmACP_SCRATCH_REG_6 0x1250018160#define mmACP_SCRATCH_REG_7 0x125001C161#define mmACP_SCRATCH_REG_8 0x1250020162#define mmACP_SCRATCH_REG_9 0x1250024163#define mmACP_SCRATCH_REG_10 0x1250028164#define mmACP_SCRATCH_REG_11 0x125002C165#define mmACP_SCRATCH_REG_12 0x1250030166#define mmACP_SCRATCH_REG_13 0x1250034167#define mmACP_SCRATCH_REG_14 0x1250038168#define mmACP_SCRATCH_REG_15 0x125003C169#define mmACP_SCRATCH_REG_16 0x1250040170#define mmACP_SCRATCH_REG_17 0x1250044171#define mmACP_SCRATCH_REG_18 0x1250048172#define mmACP_SCRATCH_REG_19 0x125004C173#define mmACP_SCRATCH_REG_20 0x1250050174#define mmACP_SCRATCH_REG_21 0x1250054175#define mmACP_SCRATCH_REG_22 0x1250058176#define mmACP_SCRATCH_REG_23 0x125005C177#define mmACP_SCRATCH_REG_24 0x1250060178#define mmACP_SCRATCH_REG_25 0x1250064179#define mmACP_SCRATCH_REG_26 0x1250068180#define mmACP_SCRATCH_REG_27 0x125006C181#define mmACP_SCRATCH_REG_28 0x1250070182#define mmACP_SCRATCH_REG_29 0x1250074183#define mmACP_SCRATCH_REG_30 0x1250078184#define mmACP_SCRATCH_REG_31 0x125007C185#define mmACP_SCRATCH_REG_32 0x1250080186#define mmACP_SCRATCH_REG_33 0x1250084187#define mmACP_SCRATCH_REG_34 0x1250088188#define mmACP_SCRATCH_REG_35 0x125008C189#define mmACP_SCRATCH_REG_36 0x1250090190#define mmACP_SCRATCH_REG_37 0x1250094191#define mmACP_SCRATCH_REG_38 0x1250098192#define mmACP_SCRATCH_REG_39 0x125009C193#define mmACP_SCRATCH_REG_40 0x12500A0194#define mmACP_SCRATCH_REG_41 0x12500A4195#define mmACP_SCRATCH_REG_42 0x12500A8196#define mmACP_SCRATCH_REG_43 0x12500AC197#define mmACP_SCRATCH_REG_44 0x12500B0198#define mmACP_SCRATCH_REG_45 0x12500B4199#define mmACP_SCRATCH_REG_46 0x12500B8200#define mmACP_SCRATCH_REG_47 0x12500BC201#define mmACP_SCRATCH_REG_48 0x12500C0202#define mmACP_SCRATCH_REG_49 0x12500C4203#define mmACP_SCRATCH_REG_50 0x12500C8204#define mmACP_SCRATCH_REG_51 0x12500CC205#define mmACP_SCRATCH_REG_52 0x12500D0206#define mmACP_SCRATCH_REG_53 0x12500D4207#define mmACP_SCRATCH_REG_54 0x12500D8208#define mmACP_SCRATCH_REG_55 0x12500DC209#define mmACP_SCRATCH_REG_56 0x12500E0210#define mmACP_SCRATCH_REG_57 0x12500E4211#define mmACP_SCRATCH_REG_58 0x12500E8212#define mmACP_SCRATCH_REG_59 0x12500EC213#define mmACP_SCRATCH_REG_60 0x12500F0214#define mmACP_SCRATCH_REG_61 0x12500F4215#define mmACP_SCRATCH_REG_62 0x12500F8216#define mmACP_SCRATCH_REG_63 0x12500FC217#define mmACP_SCRATCH_REG_64 0x1250100218#define mmACP_SCRATCH_REG_65 0x1250104219#define mmACP_SCRATCH_REG_66 0x1250108220#define mmACP_SCRATCH_REG_67 0x125010C221#define mmACP_SCRATCH_REG_68 0x1250110222#define mmACP_SCRATCH_REG_69 0x1250114223#define mmACP_SCRATCH_REG_70 0x1250118224#define mmACP_SCRATCH_REG_71 0x125011C225#define mmACP_SCRATCH_REG_72 0x1250120226#define mmACP_SCRATCH_REG_73 0x1250124227#define mmACP_SCRATCH_REG_74 0x1250128228#define mmACP_SCRATCH_REG_75 0x125012C229#define mmACP_SCRATCH_REG_76 0x1250130230#define mmACP_SCRATCH_REG_77 0x1250134231#define mmACP_SCRATCH_REG_78 0x1250138232#define mmACP_SCRATCH_REG_79 0x125013C233#define mmACP_SCRATCH_REG_80 0x1250140234#define mmACP_SCRATCH_REG_81 0x1250144235#define mmACP_SCRATCH_REG_82 0x1250148236#define mmACP_SCRATCH_REG_83 0x125014C237#define mmACP_SCRATCH_REG_84 0x1250150238#define mmACP_SCRATCH_REG_85 0x1250154239#define mmACP_SCRATCH_REG_86 0x1250158240#define mmACP_SCRATCH_REG_87 0x125015C241#define mmACP_SCRATCH_REG_88 0x1250160242#define mmACP_SCRATCH_REG_89 0x1250164243#define mmACP_SCRATCH_REG_90 0x1250168244#define mmACP_SCRATCH_REG_91 0x125016C245#define mmACP_SCRATCH_REG_92 0x1250170246#define mmACP_SCRATCH_REG_93 0x1250174247#define mmACP_SCRATCH_REG_94 0x1250178248#define mmACP_SCRATCH_REG_95 0x125017C249#define mmACP_SCRATCH_REG_96 0x1250180250#define mmACP_SCRATCH_REG_97 0x1250184251#define mmACP_SCRATCH_REG_98 0x1250188252#define mmACP_SCRATCH_REG_99 0x125018C253#define mmACP_SCRATCH_REG_100 0x1250190254#define mmACP_SCRATCH_REG_101 0x1250194255#define mmACP_SCRATCH_REG_102 0x1250198256#define mmACP_SCRATCH_REG_103 0x125019C257#define mmACP_SCRATCH_REG_104 0x12501A0258#define mmACP_SCRATCH_REG_105 0x12501A4259#define mmACP_SCRATCH_REG_106 0x12501A8260#define mmACP_SCRATCH_REG_107 0x12501AC261#define mmACP_SCRATCH_REG_108 0x12501B0262#define mmACP_SCRATCH_REG_109 0x12501B4263#define mmACP_SCRATCH_REG_110 0x12501B8264#define mmACP_SCRATCH_REG_111 0x12501BC265#define mmACP_SCRATCH_REG_112 0x12501C0266#define mmACP_SCRATCH_REG_113 0x12501C4267#define mmACP_SCRATCH_REG_114 0x12501C8268#define mmACP_SCRATCH_REG_115 0x12501CC269#define mmACP_SCRATCH_REG_116 0x12501D0270#define mmACP_SCRATCH_REG_117 0x12501D4271#define mmACP_SCRATCH_REG_118 0x12501D8272#define mmACP_SCRATCH_REG_119 0x12501DC273#define mmACP_SCRATCH_REG_120 0x12501E0274#define mmACP_SCRATCH_REG_121 0x12501E4275#define mmACP_SCRATCH_REG_122 0x12501E8276#define mmACP_SCRATCH_REG_123 0x12501EC277#define mmACP_SCRATCH_REG_124 0x12501F0278#define mmACP_SCRATCH_REG_125 0x12501F4279#define mmACP_SCRATCH_REG_126 0x12501F8280#define mmACP_SCRATCH_REG_127 0x12501FC281#define mmACP_SCRATCH_REG_128 0x1250200282283284// Registers from ACP_SW_ACLK block285286#define mmSW_CORB_Base_Address 0x1243200287#define mmSW_CORB_Write_Pointer 0x1243204288#define mmSW_CORB_Read_Pointer 0x1243208289#define mmSW_CORB_Control 0x124320C290#define mmSW_CORB_Size 0x1243214291#define mmSW_RIRB_Base_Address 0x1243218292#define mmSW_RIRB_Write_Pointer 0x124321C293#define mmSW_RIRB_Response_Interrupt_Count 0x1243220294#define mmSW_RIRB_Control 0x1243224295#define mmSW_RIRB_Size 0x1243228296#define mmSW_RIRB_FIFO_MIN_THDL 0x124322C297#define mmSW_imm_cmd_UPPER_WORD 0x1243230298#define mmSW_imm_cmd_LOWER_QWORD 0x1243234299#define mmSW_imm_resp_UPPER_WORD 0x1243238300#define mmSW_imm_resp_LOWER_QWORD 0x124323C301#define mmSW_imm_cmd_sts 0x1243240302#define mmSW_BRA_BASE_ADDRESS 0x1243244303#define mmSW_BRA_TRANSFER_SIZE 0x1243248304#define mmSW_BRA_DMA_BUSY 0x124324C305#define mmSW_BRA_RESP 0x1243250306#define mmSW_BRA_RESP_FRAME_ADDR 0x1243254307#define mmSW_BRA_CURRENT_TRANSFER_SIZE 0x1243258308#define mmSW_STATE_CHANGE_STATUS_0TO7 0x124325C309#define mmSW_STATE_CHANGE_STATUS_8TO11 0x1243260310#define mmSW_STATE_CHANGE_STATUS_MASK_0to7 0x1243264311#define mmSW_STATE_CHANGE_STATUS_MASK_8to11 0x1243268312#define mmSW_CLK_FREQUENCY_CTRL 0x124326C313#define mmSW_ERROR_INTR_MASK 0x1243270314#define mmSW_PHY_TEST_MODE_DATA_OFF 0x1243274315316317// Registers from ACP_SW_SWCLK block318319#define mmACP_SW_EN 0x1243000320#define mmACP_SW_EN_STATUS 0x1243004321#define mmACP_SW_FRAMESIZE 0x1243008322#define mmACP_SW_SSP_Counter 0x124300C323#define mmACP_SW_Audio_TX_EN 0x1243010324#define mmACP_SW_Audio_TX_EN_STATUS 0x1243014325#define mmACP_SW_Audio_TX_Frame_Format 0x1243018326#define mmACP_SW_Audio_TX_SampleInterval 0x124301C327#define mmACP_SW_Audio_TX_Hctrl_DP0 0x1243020328#define mmACP_SW_Audio_TX_Hctrl_DP1 0x1243024329#define mmACP_SW_Audio_TX_Hctrl_DP2 0x1243028330#define mmACP_SW_Audio_TX_Hctrl_DP3 0x124302C331#define mmACP_SW_Audio_TX_offset_DP0 0x1243030332#define mmACP_SW_Audio_TX_offset_DP1 0x1243034333#define mmACP_SW_Audio_TX_offset_DP2 0x1243038334#define mmACP_SW_Audio_TX_offset_DP3 0x124303C335#define mmACP_SW_Audio_TX_Channel_Enable_DP0 0x1243040336#define mmACP_SW_Audio_TX_Channel_Enable_DP1 0x1243044337#define mmACP_SW_Audio_TX_Channel_Enable_DP2 0x1243048338#define mmACP_SW_Audio_TX_Channel_Enable_DP3 0x124304C339#define mmACP_SW_BT_TX_EN 0x1243050340#define mmACP_SW_BT_TX_EN_STATUS 0x1243054341#define mmACP_SW_BT_TX_Frame_Format 0x1243058342#define mmACP_SW_BT_TX_SampleInterval 0x124305C343#define mmACP_SW_BT_TX_Hctrl 0x1243060344#define mmACP_SW_BT_TX_offset 0x1243064345#define mmACP_SW_BT_TX_Channel_Enable_DP0 0x1243068346#define mmACP_SW_Headset_TX_EN 0x124306C347#define mmACP_SW_Headset_TX_EN_STATUS 0x1243070348#define mmACP_SW_Headset_TX_Frame_Format 0x1243074349#define mmACP_SW_Headset_TX_SampleInterval 0x1243078350#define mmACP_SW_Headset_TX_Hctrl 0x124307C351#define mmACP_SW_Headset_TX_offset 0x1243080352#define mmACP_SW_Headset_TX_Channel_Enable_DP0 0x1243084353#define mmACP_SW_Audio_RX_EN 0x1243088354#define mmACP_SW_Audio_RX_EN_STATUS 0x124308C355#define mmACP_SW_Audio_RX_Frame_Format 0x1243090356#define mmACP_SW_Audio_RX_SampleInterval 0x1243094357#define mmACP_SW_Audio_RX_Hctrl_DP0 0x1243098358#define mmACP_SW_Audio_RX_Hctrl_DP1 0x124309C359#define mmACP_SW_Audio_RX_Hctrl_DP2 0x1243100360#define mmACP_SW_Audio_RX_Hctrl_DP3 0x1243104361#define mmACP_SW_Audio_RX_offset_DP0 0x1243108362#define mmACP_SW_Audio_RX_offset_DP1 0x124310C363#define mmACP_SW_Audio_RX_offset_DP2 0x1243110364#define mmACP_SW_Audio_RX_offset_DP3 0x1243114365#define mmACP_SW_Audio_RX_Channel_Enable_DP0 0x1243118366#define mmACP_SW_Audio_RX_Channel_Enable_DP1 0x124311C367#define mmACP_SW_Audio_RX_Channel_Enable_DP2 0x1243120368#define mmACP_SW_Audio_RX_Channel_Enable_DP3 0x1243124369#define mmACP_SW_BT_RX_EN 0x1243128370#define mmACP_SW_BT_RX_EN_STATUS 0x124312C371#define mmACP_SW_BT_RX_Frame_Format 0x1243130372#define mmACP_SW_BT_RX_SampleInterval 0x1243134373#define mmACP_SW_BT_RX_Hctrl 0x1243138374#define mmACP_SW_BT_RX_offset 0x124313C375#define mmACP_SW_BT_RX_Channel_Enable_DP0 0x1243140376#define mmACP_SW_Headset_RX_EN 0x1243144377#define mmACP_SW_Headset_RX_EN_STATUS 0x1243148378#define mmACP_SW_Headset_RX_Frame_Format 0x124314C379#define mmACP_SW_Headset_RX_SampleInterval 0x1243150380#define mmACP_SW_Headset_RX_Hctrl 0x1243154381#define mmACP_SW_Headset_RX_offset 0x1243158382#define mmACP_SW_Headset_RX_Channel_Enable_DP0 0x124315C383#define mmACP_SW_BPT_PORT_EN 0x1243160384#define mmACP_SW_BPT_PORT_EN_STATUS 0x1243164385#define mmACP_SW_BPT_PORT_Frame_Format 0x1243168386#define mmACP_SW_BPT_PORT_SampleInterval 0x124316C387#define mmACP_SW_BPT_PORT_Hctrl 0x1243170388#define mmACP_SW_BPT_PORT_offset 0x1243174389#define mmACP_SW_BPT_PORT_Channel_Enable 0x1243178390#define mmACP_SW_BPT_PORT_First_byte_addr 0x124317C391#define mmACP_SW_CLK_RESUME_CTRL 0x1243180392#define mmACP_SW_CLK_RESUME_Delay_Cntr 0x1243184393#define mmACP_SW_BUS_RESET_CTRL 0x1243188394#define mmACP_SW_PRBS_ERR_STATUS 0x124318C395396397// Registers from ACP_AUDIO_BUFFERS block398399#define mmACP_I2S_RX_RINGBUFADDR 0x1242000400#define mmACP_I2S_RX_RINGBUFSIZE 0x1242004401#define mmACP_I2S_RX_LINKPOSITIONCNTR 0x1242008402#define mmACP_I2S_RX_FIFOADDR 0x124200C403#define mmACP_I2S_RX_FIFOSIZE 0x1242010404#define mmACP_I2S_RX_DMA_SIZE 0x1242014405#define mmACP_I2S_RX_LINEARPOSITIONCNTR_HIGH 0x1242018406#define mmACP_I2S_RX_LINEARPOSITIONCNTR_LOW 0x124201C407#define mmACP_I2S_RX_INTR_WATERMARK_SIZE 0x1242020408#define mmACP_I2S_TX_RINGBUFADDR 0x1242024409#define mmACP_I2S_TX_RINGBUFSIZE 0x1242028410#define mmACP_I2S_TX_LINKPOSITIONCNTR 0x124202C411#define mmACP_I2S_TX_FIFOADDR 0x1242030412#define mmACP_I2S_TX_FIFOSIZE 0x1242034413#define mmACP_I2S_TX_DMA_SIZE 0x1242038414#define mmACP_I2S_TX_LINEARPOSITIONCNTR_HIGH 0x124203C415#define mmACP_I2S_TX_LINEARPOSITIONCNTR_LOW 0x1242040416#define mmACP_I2S_TX_INTR_WATERMARK_SIZE 0x1242044417#define mmACP_BT_RX_RINGBUFADDR 0x1242048418#define mmACP_BT_RX_RINGBUFSIZE 0x124204C419#define mmACP_BT_RX_LINKPOSITIONCNTR 0x1242050420#define mmACP_BT_RX_FIFOADDR 0x1242054421#define mmACP_BT_RX_FIFOSIZE 0x1242058422#define mmACP_BT_RX_DMA_SIZE 0x124205C423#define mmACP_BT_RX_LINEARPOSITIONCNTR_HIGH 0x1242060424#define mmACP_BT_RX_LINEARPOSITIONCNTR_LOW 0x1242064425#define mmACP_BT_RX_INTR_WATERMARK_SIZE 0x1242068426#define mmACP_BT_TX_RINGBUFADDR 0x124206C427#define mmACP_BT_TX_RINGBUFSIZE 0x1242070428#define mmACP_BT_TX_LINKPOSITIONCNTR 0x1242074429#define mmACP_BT_TX_FIFOADDR 0x1242078430#define mmACP_BT_TX_FIFOSIZE 0x124207C431#define mmACP_BT_TX_DMA_SIZE 0x1242080432#define mmACP_BT_TX_LINEARPOSITIONCNTR_HIGH 0x1242084433#define mmACP_BT_TX_LINEARPOSITIONCNTR_LOW 0x1242088434#define mmACP_BT_TX_INTR_WATERMARK_SIZE 0x124208C435#define mmACP_HS_RX_RINGBUFADDR 0x1242090436#define mmACP_HS_RX_RINGBUFSIZE 0x1242094437#define mmACP_HS_RX_LINKPOSITIONCNTR 0x1242098438#define mmACP_HS_RX_FIFOADDR 0x124209C439#define mmACP_HS_RX_FIFOSIZE 0x12420A0440#define mmACP_HS_RX_DMA_SIZE 0x12420A4441#define mmACP_HS_RX_LINEARPOSITIONCNTR_HIGH 0x12420A8442#define mmACP_HS_RX_LINEARPOSITIONCNTR_LOW 0x12420AC443#define mmACP_HS_RX_INTR_WATERMARK_SIZE 0x12420B0444#define mmACP_HS_TX_RINGBUFADDR 0x12420B4445#define mmACP_HS_TX_RINGBUFSIZE 0x12420B8446#define mmACP_HS_TX_LINKPOSITIONCNTR 0x12420BC447#define mmACP_HS_TX_FIFOADDR 0x12420C0448#define mmACP_HS_TX_FIFOSIZE 0x12420C4449#define mmACP_HS_TX_DMA_SIZE 0x12420C8450#define mmACP_HS_TX_LINEARPOSITIONCNTR_HIGH 0x12420CC451#define mmACP_HS_TX_LINEARPOSITIONCNTR_LOW 0x12420D0452#define mmACP_HS_TX_INTR_WATERMARK_SIZE 0x12420D4453454455// Registers from ACP_I2S_TDM block456457#define mmACP_I2STDM_IER 0x1242400458#define mmACP_I2STDM_IRER 0x1242404459#define mmACP_I2STDM_RXFRMT 0x1242408460#define mmACP_I2STDM_ITER 0x124240C461#define mmACP_I2STDM_TXFRMT 0x1242410462463464// Registers from ACP_BT_TDM block465466#define mmACP_BTTDM_IER 0x1242800467#define mmACP_BTTDM_IRER 0x1242804468#define mmACP_BTTDM_RXFRMT 0x1242808469#define mmACP_BTTDM_ITER 0x124280C470#define mmACP_BTTDM_TXFRMT 0x1242810471472473// Registers from AZALIA_IP block474475#define mmAudio_Az_Global_Capabilities 0x1200000476#define mmAudio_Az_Minor_Version 0x1200002477#define mmAudio_Az_Major_Version 0x1200003478#define mmAudio_Az_Output_Payload_Capability 0x1200004479#define mmAudio_Az_Input_Payload_Capability 0x1200006480#define mmAudio_Az_Global_Control 0x1200008481#define mmAudio_Az_Wake_Enable 0x120000C482#define mmAudio_Az_State_Change_Status 0x120000E483#define mmAudio_Az_Global_Status 0x1200010484#define mmAudio_Az_Linked_List_Capability_Header 0x1200014485#define mmAudio_Az_Output_Stream_Payload_Capability 0x1200018486#define mmAudio_Az_Input_Stream_Payload_Capability 0x120001A487#define mmAudio_Az_Interrupt_Control 0x1200020488#define mmAudio_Az_Interrupt_Status 0x1200024489#define mmAudio_Az_Wall_Clock_Counter 0x1200030490#define mmAudio_Az_Stream_Synchronization 0x1200038491#define mmAudio_Az_CORB_Lower_Base_Address 0x1200040492#define mmAudio_Az_CORB_Upper_Base_Address 0x1200044493#define mmAudio_Az_CORB_Write_Pointer 0x1200048494#define mmAudio_Az_CORB_Read_Pointer 0x120004A495#define mmAudio_Az_CORB_Control 0x120004C496#define mmAudio_Az_CORB_Status 0x120004D497#define mmAudio_Az_CORB_Size 0x120004E498#define mmAudio_Az_RIRB_Lower_Base_Address 0x1200050499#define mmAudio_Az_RIRB_Upper_Base_Address 0x1200054500#define mmAudio_Az_RIRB_Write_Pointer 0x1200058501#define mmAudio_Az_RIRB_Response_Interrupt_Count 0x120005A502#define mmAudio_Az_RIRB_Control 0x120005C503#define mmAudio_Az_RIRB_Status 0x120005D504#define mmAudio_Az_RIRB_Size 0x120005E505#define mmAudio_Az_Immediate_Command_Output_Interface 0x1200060506#define mmAudio_Az_Immediate_Response_Input_Interface 0x1200064507#define mmAudio_Az_Immediate_Command_Status 0x1200068508#define mmAudio_Az_DPLBASE 0x1200070509#define mmAudio_Az_DPUBASE 0x1200074510#define mmAudio_Az_Input_SD0CTL_and_STS 0x1200080511#define mmAudio_Az_Input_SD0LPIB 0x1200084512#define mmAudio_Az_Input_SD0CBL 0x1200088513#define mmAudio_Az_Input_SD0LVI 0x120008C514#define mmAudio_Az_Input_SD0FIFOS 0x1200090515#define mmAudio_Az_Input_SD0FMT 0x1200092516#define mmAudio_Az_Input_SD0BDPL 0x1200098517#define mmAudio_Az_Input_SD0BDPU 0x120009C518#define mmAudio_Az_Input_SD1CTL_and_STS 0x12000A0519#define mmAudio_Az_Input_SD1LPIB 0x12000A4520#define mmAudio_Az_Input_SD1CBL 0x12000A8521#define mmAudio_Az_Input_SD1LVI 0x12000AC522#define mmAudio_Az_Input_SD1FIFOS 0x12000B0523#define mmAudio_Az_Input_SD1FMT 0x12000B2524#define mmAudio_Az_Input_SD1BDPL 0x12000B8525#define mmAudio_Az_Input_SD1BDPU 0x12000BC526#define mmAudio_Az_Input_SD2CTL_and_STS 0x12000C0527#define mmAudio_Az_Input_SD2LPIB 0x12000C4528#define mmAudio_Az_Input_SD2CBL 0x12000C8529#define mmAudio_Az_Input_SD2LVI 0x12000CC530#define mmAudio_Az_Input_SD2FIFOS 0x12000D0531#define mmAudio_Az_Input_SD2FMT 0x12000D2532#define mmAudio_Az_Input_SD2BDPL 0x12000D8533#define mmAudio_Az_Input_SD2BDPU 0x12000DC534#define mmAudio_Az_Input_SD3CTL_and_STS 0x12000E0535#define mmAudio_Az_Input_SD3LPIB 0x12000E4536#define mmAudio_Az_Input_SD3CBL 0x12000E8537#define mmAudio_Az_Input_SD3LVI 0x12000EC538#define mmAudio_Az_Input_SD3FIFOS 0x12000F0539#define mmAudio_Az_Input_SD3FMT 0x12000F2540#define mmAudio_Az_Input_SD3BDPL 0x12000F8541#define mmAudio_Az_Input_SD3BDPU 0x12000FC542#define mmAudio_Az_Output_SD0CTL_and_STS 0x1200100543#define mmAudio_Az_Output_SD0LPIB 0x1200104544#define mmAudio_Az_Output_SD0CBL 0x1200108545#define mmAudio_Az_Output_SD0LVI 0x120010C546#define mmAudio_Az_Output_SD0FIFOS 0x1200110547#define mmAudio_Az_Output_SD0FMT 0x1200112548#define mmAudio_Az_Output_SD0BDPL 0x1200118549#define mmAudio_Az_Output_SD0BDPU 0x120011C550#define mmAudio_Az_Output_SD1CTL_and_STS 0x1200120551#define mmAudio_Az_Output_SD1LPIB 0x1200124552#define mmAudio_Az_Output_SD1CBL 0x1200128553#define mmAudio_Az_Output_SD1LVI 0x120012C554#define mmAudio_Az_Output_SD1FIFOS 0x1200130555#define mmAudio_Az_Output_SD1FMT 0x1200132556#define mmAudio_Az_Output_SD1BDPL 0x1200138557#define mmAudio_Az_Output_SD1BDPU 0x120013C558#define mmAudio_Az_Output_SD2CTL_and_STS 0x1200140559#define mmAudio_Az_Output_SD2LPIB 0x1200144560#define mmAudio_Az_Output_SD2CBL 0x1200148561#define mmAudio_Az_Output_SD2LVI 0x120014C562#define mmAudio_Az_Output_SD2FIFOS 0x1200150563#define mmAudio_Az_Output_SD2FMT 0x1200152564#define mmAudio_Az_Output_SD2BDPL 0x1200158565#define mmAudio_Az_Output_SD2BDPU 0x120015C566#define mmAudio_Az_Output_SD3CTL_and_STS 0x1200160567#define mmAudio_Az_Output_SD3LPIB 0x1200164568#define mmAudio_Az_Output_SD3CBL 0x1200168569#define mmAudio_Az_Output_SD3LVI 0x120016C570#define mmAudio_Az_Output_SD3FIFOS 0x1200170571#define mmAudio_Az_Output_SD3FMT 0x1200172572#define mmAudio_Az_Output_SD3BDPL 0x1200178573#define mmAudio_Az_Output_SD3BDPU 0x120017C574#define mmAudioAZ_Misc_Control_Register_1 0x1200180575#define mmAudioAZ_Misc_Control_Register_2 0x1200182576#define mmAudioAZ_Misc_Control_Register_3 0x1200183577#define mmAudio_AZ_Multiple_Links_Capability_Header 0x1200200578#define mmAudio_AZ_Multiple_Links_Capability_Declaration 0x1200204579#define mmAudio_AZ_Link0_Capabilities 0x1200240580#define mmAudio_AZ_Link0_Control 0x1200244581#define mmAudio_AZ_Link0_Output_Stream_ID 0x1200248582#define mmAudio_AZ_Link0_SDI_Identifier 0x120024C583#define mmAudio_AZ_Link0_Per_Stream_Overhead 0x1200250584#define mmAudio_AZ_Link0_Wall_Frame_Counter 0x1200258585#define mmAudio_AZ_Link0_Output_Payload_Capability_L 0x1200260586#define mmAudio_AZ_Link0_Output_Payload_Capability_U 0x1200264587#define mmAudio_AZ_Link0_Input_Payload_Capability_L 0x1200270588#define mmAudio_AZ_Link0_Input_Payload_Capability_U 0x1200274589#define mmAudio_Az_Input_SD0LICBA 0x1202084590#define mmAudio_Az_Input_SD1LICBA 0x12020A4591#define mmAudio_Az_Input_SD2LICBA 0x12020C4592#define mmAudio_Az_Input_SD3LICBA 0x12020E4593#define mmAudio_Az_Output_SD0LICBA 0x1202104594#define mmAudio_Az_Output_SD1LICBA 0x1202124595#define mmAudio_Az_Output_SD2LICBA 0x1202144596#define mmAudio_Az_Output_SD3LICBA 0x1202164597#define mmAUDIO_AZ_POWER_MANAGEMENT_CONTROL 0x1204000598#define mmAUDIO_AZ_IOC_SOFTRST_CONTROL 0x1204004599#define mmAUDIO_AZ_IOC_CLKGATE_CONTROL 0x1204008600601602// Registers from ACP_AZALIA block603604#define mmACP_AZ_PAGE0_LBASE_ADDR 0x1243800605#define mmACP_AZ_PAGE0_UBASE_ADDR 0x1243804606#define mmACP_AZ_PAGE0_PGEN_SIZE 0x1243808607#define mmACP_AZ_PAGE0_OFFSET 0x124380C608#define mmACP_AZ_PAGE1_LBASE_ADDR 0x1243810609#define mmACP_AZ_PAGE1_UBASE_ADDR 0x1243814610#define mmACP_AZ_PAGE1_PGEN_SIZE 0x1243818611#define mmACP_AZ_PAGE1_OFFSET 0x124381C612#define mmACP_AZ_PAGE2_LBASE_ADDR 0x1243820613#define mmACP_AZ_PAGE2_UBASE_ADDR 0x1243824614#define mmACP_AZ_PAGE2_PGEN_SIZE 0x1243828615#define mmACP_AZ_PAGE2_OFFSET 0x124382C616#define mmACP_AZ_PAGE3_LBASE_ADDR 0x1243830617#define mmACP_AZ_PAGE3_UBASE_ADDR 0x1243834618#define mmACP_AZ_PAGE3_PGEN_SIZE 0x1243838619#define mmACP_AZ_PAGE3_OFFSET 0x124383C620#define mmACP_AZ_PAGE4_LBASE_ADDR 0x1243840621#define mmACP_AZ_PAGE4_UBASE_ADDR 0x1243844622#define mmACP_AZ_PAGE4_PGEN_SIZE 0x1243848623#define mmACP_AZ_PAGE4_OFFSET 0x124384C624#define mmACP_AZ_PAGE5_LBASE_ADDR 0x1243850625#define mmACP_AZ_PAGE5_UBASE_ADDR 0x1243854626#define mmACP_AZ_PAGE5_PGEN_SIZE 0x1243858627#define mmACP_AZ_PAGE5_OFFSET 0x124385C628#define mmACP_AZ_PAGE6_LBASE_ADDR 0x1243860629#define mmACP_AZ_PAGE6_UBASE_ADDR 0x1243864630#define mmACP_AZ_PAGE6_PGEN_SIZE 0x1243868631#define mmACP_AZ_PAGE6_OFFSET 0x124386C632#define mmACP_AZ_PAGE7_LBASE_ADDR 0x1243870633#define mmACP_AZ_PAGE7_UBASE_ADDR 0x1243874634#define mmACP_AZ_PAGE7_PGEN_SIZE 0x1243878635#define mmACP_AZ_PAGE7_OFFSET 0x124387C636637638#endif639640641