Path: blob/master/sound/soc/amd/yc/acp6x_chip_offset_byte.h
26481 views
/* SPDX-License-Identifier: GPL-2.0+ */1/*2* AMD ACP 6.x Register Documentation3*4* Copyright 2021 Advanced Micro Devices, Inc.5*/67#ifndef _acp6x_OFFSET_HEADER8#define _acp6x_OFFSET_HEADER910/* Registers from ACP_DMA block */11#define ACP_DMA_CNTL_0 0x124000012#define ACP_DMA_CNTL_1 0x124000413#define ACP_DMA_CNTL_2 0x124000814#define ACP_DMA_CNTL_3 0x124000C15#define ACP_DMA_CNTL_4 0x124001016#define ACP_DMA_CNTL_5 0x124001417#define ACP_DMA_CNTL_6 0x124001818#define ACP_DMA_CNTL_7 0x124001C19#define ACP_DMA_DSCR_STRT_IDX_0 0x124002020#define ACP_DMA_DSCR_STRT_IDX_1 0x124002421#define ACP_DMA_DSCR_STRT_IDX_2 0x124002822#define ACP_DMA_DSCR_STRT_IDX_3 0x124002C23#define ACP_DMA_DSCR_STRT_IDX_4 0x124003024#define ACP_DMA_DSCR_STRT_IDX_5 0x124003425#define ACP_DMA_DSCR_STRT_IDX_6 0x124003826#define ACP_DMA_DSCR_STRT_IDX_7 0x124003C27#define ACP_DMA_DSCR_CNT_0 0x124004028#define ACP_DMA_DSCR_CNT_1 0x124004429#define ACP_DMA_DSCR_CNT_2 0x124004830#define ACP_DMA_DSCR_CNT_3 0x124004C31#define ACP_DMA_DSCR_CNT_4 0x124005032#define ACP_DMA_DSCR_CNT_5 0x124005433#define ACP_DMA_DSCR_CNT_6 0x124005834#define ACP_DMA_DSCR_CNT_7 0x124005C35#define ACP_DMA_PRIO_0 0x124006036#define ACP_DMA_PRIO_1 0x124006437#define ACP_DMA_PRIO_2 0x124006838#define ACP_DMA_PRIO_3 0x124006C39#define ACP_DMA_PRIO_4 0x124007040#define ACP_DMA_PRIO_5 0x124007441#define ACP_DMA_PRIO_6 0x124007842#define ACP_DMA_PRIO_7 0x124007C43#define ACP_DMA_CUR_DSCR_0 0x124008044#define ACP_DMA_CUR_DSCR_1 0x124008445#define ACP_DMA_CUR_DSCR_2 0x124008846#define ACP_DMA_CUR_DSCR_3 0x124008C47#define ACP_DMA_CUR_DSCR_4 0x124009048#define ACP_DMA_CUR_DSCR_5 0x124009449#define ACP_DMA_CUR_DSCR_6 0x124009850#define ACP_DMA_CUR_DSCR_7 0x124009C51#define ACP_DMA_CUR_TRANS_CNT_0 0x12400A052#define ACP_DMA_CUR_TRANS_CNT_1 0x12400A453#define ACP_DMA_CUR_TRANS_CNT_2 0x12400A854#define ACP_DMA_CUR_TRANS_CNT_3 0x12400AC55#define ACP_DMA_CUR_TRANS_CNT_4 0x12400B056#define ACP_DMA_CUR_TRANS_CNT_5 0x12400B457#define ACP_DMA_CUR_TRANS_CNT_6 0x12400B858#define ACP_DMA_CUR_TRANS_CNT_7 0x12400BC59#define ACP_DMA_ERR_STS_0 0x12400C060#define ACP_DMA_ERR_STS_1 0x12400C461#define ACP_DMA_ERR_STS_2 0x12400C862#define ACP_DMA_ERR_STS_3 0x12400CC63#define ACP_DMA_ERR_STS_4 0x12400D064#define ACP_DMA_ERR_STS_5 0x12400D465#define ACP_DMA_ERR_STS_6 0x12400D866#define ACP_DMA_ERR_STS_7 0x12400DC67#define ACP_DMA_DESC_BASE_ADDR 0x12400E068#define ACP_DMA_DESC_MAX_NUM_DSCR 0x12400E469#define ACP_DMA_CH_STS 0x12400E870#define ACP_DMA_CH_GROUP 0x12400EC71#define ACP_DMA_CH_RST_STS 0x12400F07273/* Registers from ACP_AXI2AXIATU block */74#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_1 0x1240C0075#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_1 0x1240C0476#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_2 0x1240C0877#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_2 0x1240C0C78#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_3 0x1240C1079#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_3 0x1240C1480#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_4 0x1240C1881#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_4 0x1240C1C82#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_5 0x1240C2083#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_5 0x1240C2484#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_6 0x1240C2885#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_6 0x1240C2C86#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_7 0x1240C3087#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_7 0x1240C3488#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_8 0x1240C3889#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_8 0x1240C3C90#define ACPAXI2AXI_ATU_CTRL 0x1240C4091#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_9 0x1240C4492#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_9 0x1240C4893#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_10 0x1240C4C94#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_10 0x1240C5095#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_11 0x1240C5496#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_11 0x1240C5897#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_12 0x1240C5C98#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_12 0x1240C6099#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_13 0x1240C64100#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_13 0x1240C68101#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_14 0x1240C6C102#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_14 0x1240C70103#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_15 0x1240C74104#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_15 0x1240C78105#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_16 0x1240C7C106#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_16 0x1240C80107108/* Registers from ACP_CLKRST block */109#define ACP_SOFT_RESET 0x1241000110#define ACP_CONTROL 0x1241004111#define ACP_STATUS 0x1241008112#define ACP_DYNAMIC_CG_MASTER_CONTROL 0x1241010113#define ACP_ZSC_DSP_CTRL 0x1241014114#define ACP_ZSC_STS 0x1241018115#define ACP_PGFSM_CONTROL 0x1241024116#define ACP_PGFSM_STATUS 0x1241028117#define ACP_CLKMUX_SEL 0x124102C118119/* Registers from ACP_AON block */120#define ACP_PME_EN 0x1241400121#define ACP_DEVICE_STATE 0x1241404122#define AZ_DEVICE_STATE 0x1241408123#define ACP_PIN_CONFIG 0x1241440124#define ACP_PAD_PULLUP_CTRL 0x1241444125#define ACP_PAD_PULLDOWN_CTRL 0x1241448126#define ACP_PAD_DRIVE_STRENGTH_CTRL 0x124144C127#define ACP_PAD_SCHMEN_CTRL 0x1241450128#define ACP_SW_PAD_KEEPER_EN 0x1241454129#define ACP_SW_WAKE_EN 0x1241458130#define ACP_I2S_WAKE_EN 0x124145C131#define ACP_SW1_WAKE_EN 0x1241460132133/* Registers from ACP_P1_MISC block */134#define ACP_EXTERNAL_INTR_ENB 0x1241A00135#define ACP_EXTERNAL_INTR_CNTL 0x1241A04136#define ACP_EXTERNAL_INTR_CNTL1 0x1241A08137#define ACP_EXTERNAL_INTR_STAT 0x1241A0C138#define ACP_EXTERNAL_INTR_STAT1 0x1241A10139#define ACP_ERROR_STATUS 0x1241A4C140#define ACP_P1_SW_I2S_ERROR_REASON 0x1241A50141#define ACP_P1_SW_POS_TRACK_I2S_TX_CTRL 0x1241A6C142#define ACP_P1_SW_I2S_TX_DMA_POS 0x1241A70143#define ACP_P1_SW_POS_TRACK_I2S_RX_CTRL 0x1241A74144#define ACP_P1_SW_I2S_RX_DMA_POS 0x1241A78145#define ACP_P1_DMIC_I2S_GPIO_INTR_CTRL 0x1241A7C146#define ACP_P1_DMIC_I2S_GPIO_INTR_STATUS 0x1241A80147#define ACP_SCRATCH_REG_BASE_ADDR 0x1241A84148#define ACP_P1_SW_POS_TRACK_BT_TX_CTRL 0x1241A88149#define ACP_P1_SW_BT_TX_DMA_POS 0x1241A8C150#define ACP_P1_SW_POS_TRACK_HS_TX_CTRL 0x1241A90151#define ACP_P1_SW_HS_TX_DMA_POS 0x1241A94152#define ACP_P1_SW_POS_TRACK_BT_RX_CTRL 0x1241A98153#define ACP_P1_SW_BT_RX_DMA_POS 0x1241A9C154#define ACP_P1_SW_POS_TRACK_HS_RX_CTRL 0x1241AA0155#define ACP_P1_SW_HS_RX_DMA_POS 0x1241AA4156157/* Registers from ACP_AUDIO_BUFFERS block */158#define ACP_I2S_RX_RINGBUFADDR 0x1242000159#define ACP_I2S_RX_RINGBUFSIZE 0x1242004160#define ACP_I2S_RX_LINKPOSITIONCNTR 0x1242008161#define ACP_I2S_RX_FIFOADDR 0x124200C162#define ACP_I2S_RX_FIFOSIZE 0x1242010163#define ACP_I2S_RX_DMA_SIZE 0x1242014164#define ACP_I2S_RX_LINEARPOSITIONCNTR_HIGH 0x1242018165#define ACP_I2S_RX_LINEARPOSITIONCNTR_LOW 0x124201C166#define ACP_I2S_RX_INTR_WATERMARK_SIZE 0x1242020167#define ACP_I2S_TX_RINGBUFADDR 0x1242024168#define ACP_I2S_TX_RINGBUFSIZE 0x1242028169#define ACP_I2S_TX_LINKPOSITIONCNTR 0x124202C170#define ACP_I2S_TX_FIFOADDR 0x1242030171#define ACP_I2S_TX_FIFOSIZE 0x1242034172#define ACP_I2S_TX_DMA_SIZE 0x1242038173#define ACP_I2S_TX_LINEARPOSITIONCNTR_HIGH 0x124203C174#define ACP_I2S_TX_LINEARPOSITIONCNTR_LOW 0x1242040175#define ACP_I2S_TX_INTR_WATERMARK_SIZE 0x1242044176#define ACP_BT_RX_RINGBUFADDR 0x1242048177#define ACP_BT_RX_RINGBUFSIZE 0x124204C178#define ACP_BT_RX_LINKPOSITIONCNTR 0x1242050179#define ACP_BT_RX_FIFOADDR 0x1242054180#define ACP_BT_RX_FIFOSIZE 0x1242058181#define ACP_BT_RX_DMA_SIZE 0x124205C182#define ACP_BT_RX_LINEARPOSITIONCNTR_HIGH 0x1242060183#define ACP_BT_RX_LINEARPOSITIONCNTR_LOW 0x1242064184#define ACP_BT_RX_INTR_WATERMARK_SIZE 0x1242068185#define ACP_BT_TX_RINGBUFADDR 0x124206C186#define ACP_BT_TX_RINGBUFSIZE 0x1242070187#define ACP_BT_TX_LINKPOSITIONCNTR 0x1242074188#define ACP_BT_TX_FIFOADDR 0x1242078189#define ACP_BT_TX_FIFOSIZE 0x124207C190#define ACP_BT_TX_DMA_SIZE 0x1242080191#define ACP_BT_TX_LINEARPOSITIONCNTR_HIGH 0x1242084192#define ACP_BT_TX_LINEARPOSITIONCNTR_LOW 0x1242088193#define ACP_BT_TX_INTR_WATERMARK_SIZE 0x124208C194#define ACP_HS_RX_RINGBUFADDR 0x1242090195#define ACP_HS_RX_RINGBUFSIZE 0x1242094196#define ACP_HS_RX_LINKPOSITIONCNTR 0x1242098197#define ACP_HS_RX_FIFOADDR 0x124209C198#define ACP_HS_RX_FIFOSIZE 0x12420A0199#define ACP_HS_RX_DMA_SIZE 0x12420A4200#define ACP_HS_RX_LINEARPOSITIONCNTR_HIGH 0x12420A8201#define ACP_HS_RX_LINEARPOSITIONCNTR_LOW 0x12420AC202#define ACP_HS_RX_INTR_WATERMARK_SIZE 0x12420B0203#define ACP_HS_TX_RINGBUFADDR 0x12420B4204#define ACP_HS_TX_RINGBUFSIZE 0x12420B8205#define ACP_HS_TX_LINKPOSITIONCNTR 0x12420BC206#define ACP_HS_TX_FIFOADDR 0x12420C0207#define ACP_HS_TX_FIFOSIZE 0x12420C4208#define ACP_HS_TX_DMA_SIZE 0x12420C8209#define ACP_HS_TX_LINEARPOSITIONCNTR_HIGH 0x12420CC210#define ACP_HS_TX_LINEARPOSITIONCNTR_LOW 0x12420D0211#define ACP_HS_TX_INTR_WATERMARK_SIZE 0x12420D4212213/* Registers from ACP_I2S_TDM block */214#define ACP_I2STDM_IER 0x1242400215#define ACP_I2STDM_IRER 0x1242404216#define ACP_I2STDM_RXFRMT 0x1242408217#define ACP_I2STDM_ITER 0x124240C218#define ACP_I2STDM_TXFRMT 0x1242410219#define ACP_I2STDM0_MSTRCLKGEN 0x1242414220#define ACP_I2STDM1_MSTRCLKGEN 0x1242418221#define ACP_I2STDM2_MSTRCLKGEN 0x124241C222#define ACP_I2STDM_REFCLKGEN 0x1242420223224/* Registers from ACP_BT_TDM block */225#define ACP_BTTDM_IER 0x1242800226#define ACP_BTTDM_IRER 0x1242804227#define ACP_BTTDM_RXFRMT 0x1242808228#define ACP_BTTDM_ITER 0x124280C229#define ACP_BTTDM_TXFRMT 0x1242810230#define ACP_HSTDM_IER 0x1242814231#define ACP_HSTDM_IRER 0x1242818232#define ACP_HSTDM_RXFRMT 0x124281C233#define ACP_HSTDM_ITER 0x1242820234#define ACP_HSTDM_TXFRMT 0x1242824235236/* Registers from ACP_WOV block */237#define ACP_WOV_PDM_ENABLE 0x1242C04238#define ACP_WOV_PDM_DMA_ENABLE 0x1242C08239#define ACP_WOV_RX_RINGBUFADDR 0x1242C0C240#define ACP_WOV_RX_RINGBUFSIZE 0x1242C10241#define ACP_WOV_RX_LINKPOSITIONCNTR 0x1242C14242#define ACP_WOV_RX_LINEARPOSITIONCNTR_HIGH 0x1242C18243#define ACP_WOV_RX_LINEARPOSITIONCNTR_LOW 0x1242C1C244#define ACP_WOV_RX_INTR_WATERMARK_SIZE 0x1242C20245#define ACP_WOV_PDM_FIFO_FLUSH 0x1242C24246#define ACP_WOV_PDM_NO_OF_CHANNELS 0x1242C28247#define ACP_WOV_PDM_DECIMATION_FACTOR 0x1242C2C248#define ACP_WOV_PDM_VAD_CTRL 0x1242C30249#define ACP_WOV_WAKE 0x1242C54250#define ACP_WOV_BUFFER_STATUS 0x1242C58251#define ACP_WOV_MISC_CTRL 0x1242C5C252#define ACP_WOV_CLK_CTRL 0x1242C60253#define ACP_PDM_VAD_DYNAMIC_CLK_GATING_EN 0x1242C64254#define ACP_WOV_ERROR_STATUS_REGISTER 0x1242C68255#define ACP_PDM_CLKDIV 0x1242C6C256257/* Registers from ACP_P1_AUDIO_BUFFERS block */258#define ACP_P1_I2S_RX_RINGBUFADDR 0x1243A00259#define ACP_P1_I2S_RX_RINGBUFSIZE 0x1243A04260#define ACP_P1_I2S_RX_LINKPOSITIONCNTR 0x1243A08261#define ACP_P1_I2S_RX_FIFOADDR 0x1243A0C262#define ACP_P1_I2S_RX_FIFOSIZE 0x1243A10263#define ACP_P1_I2S_RX_DMA_SIZE 0x1243A14264#define ACP_P1_I2S_RX_LINEARPOSITIONCNTR_HIGH 0x1243A18265#define ACP_P1_I2S_RX_LINEARPOSITIONCNTR_LOW 0x1243A1C266#define ACP_P1_I2S_RX_INTR_WATERMARK_SIZE 0x1243A20267#define ACP_P1_I2S_TX_RINGBUFADDR 0x1243A24268#define ACP_P1_I2S_TX_RINGBUFSIZE 0x1243A28269#define ACP_P1_I2S_TX_LINKPOSITIONCNTR 0x1243A2C270#define ACP_P1_I2S_TX_FIFOADDR 0x1243A30271#define ACP_P1_I2S_TX_FIFOSIZE 0x1243A34272#define ACP_P1_I2S_TX_DMA_SIZE 0x1243A38273#define ACP_P1_I2S_TX_LINEARPOSITIONCNTR_HIGH 0x1243A3C274#define ACP_P1_I2S_TX_LINEARPOSITIONCNTR_LOW 0x1243A40275#define ACP_P1_I2S_TX_INTR_WATERMARK_SIZE 0x1243A44276#define ACP_P1_BT_RX_RINGBUFADDR 0x1243A48277#define ACP_P1_BT_RX_RINGBUFSIZE 0x1243A4C278#define ACP_P1_BT_RX_LINKPOSITIONCNTR 0x1243A50279#define ACP_P1_BT_RX_FIFOADDR 0x1243A54280#define ACP_P1_BT_RX_FIFOSIZE 0x1243A58281#define ACP_P1_BT_RX_DMA_SIZE 0x1243A5C282#define ACP_P1_BT_RX_LINEARPOSITIONCNTR_HIGH 0x1243A60283#define ACP_P1_BT_RX_LINEARPOSITIONCNTR_LOW 0x1243A64284#define ACP_P1_BT_RX_INTR_WATERMARK_SIZE 0x1243A68285#define ACP_P1_BT_TX_RINGBUFADDR 0x1243A6C286#define ACP_P1_BT_TX_RINGBUFSIZE 0x1243A70287#define ACP_P1_BT_TX_LINKPOSITIONCNTR 0x1243A74288#define ACP_P1_BT_TX_FIFOADDR 0x1243A78289#define ACP_P1_BT_TX_FIFOSIZE 0x1243A7C290#define ACP_P1_BT_TX_DMA_SIZE 0x1243A80291#define ACP_P1_BT_TX_LINEARPOSITIONCNTR_HIGH 0x1243A84292#define ACP_P1_BT_TX_LINEARPOSITIONCNTR_LOW 0x1243A88293#define ACP_P1_BT_TX_INTR_WATERMARK_SIZE 0x1243A8C294#define ACP_P1_HS_RX_RINGBUFADDR 0x1243A90295#define ACP_P1_HS_RX_RINGBUFSIZE 0x1243A94296#define ACP_P1_HS_RX_LINKPOSITIONCNTR 0x1243A98297#define ACP_P1_HS_RX_FIFOADDR 0x1243A9C298#define ACP_P1_HS_RX_FIFOSIZE 0x1243AA0299#define ACP_P1_HS_RX_DMA_SIZE 0x1243AA4300#define ACP_P1_HS_RX_LINEARPOSITIONCNTR_HIGH 0x1243AA8301#define ACP_P1_HS_RX_LINEARPOSITIONCNTR_LOW 0x1243AAC302#define ACP_P1_HS_RX_INTR_WATERMARK_SIZE 0x1243AB0303#define ACP_P1_HS_TX_RINGBUFADDR 0x1243AB4304#define ACP_P1_HS_TX_RINGBUFSIZE 0x1243AB8305#define ACP_P1_HS_TX_LINKPOSITIONCNTR 0x1243ABC306#define ACP_P1_HS_TX_FIFOADDR 0x1243AC0307#define ACP_P1_HS_TX_FIFOSIZE 0x1243AC4308#define ACP_P1_HS_TX_DMA_SIZE 0x1243AC8309#define ACP_P1_HS_TX_LINEARPOSITIONCNTR_HIGH 0x1243ACC310#define ACP_P1_HS_TX_LINEARPOSITIONCNTR_LOW 0x1243AD0311#define ACP_P1_HS_TX_INTR_WATERMARK_SIZE 0x1243AD4312313/* Registers from ACP_SCRATCH block */314#define ACP_SCRATCH_REG_0 0x1250000315#define ACP_SCRATCH_REG_1 0x1250004316#define ACP_SCRATCH_REG_2 0x1250008317#define ACP_SCRATCH_REG_3 0x125000C318#define ACP_SCRATCH_REG_4 0x1250010319#define ACP_SCRATCH_REG_5 0x1250014320#define ACP_SCRATCH_REG_6 0x1250018321#define ACP_SCRATCH_REG_7 0x125001C322#define ACP_SCRATCH_REG_8 0x1250020323#define ACP_SCRATCH_REG_9 0x1250024324#define ACP_SCRATCH_REG_10 0x1250028325#define ACP_SCRATCH_REG_11 0x125002C326#define ACP_SCRATCH_REG_12 0x1250030327#define ACP_SCRATCH_REG_13 0x1250034328#define ACP_SCRATCH_REG_14 0x1250038329#define ACP_SCRATCH_REG_15 0x125003C330#define ACP_SCRATCH_REG_16 0x1250040331#define ACP_SCRATCH_REG_17 0x1250044332#define ACP_SCRATCH_REG_18 0x1250048333#define ACP_SCRATCH_REG_19 0x125004C334#define ACP_SCRATCH_REG_20 0x1250050335#define ACP_SCRATCH_REG_21 0x1250054336#define ACP_SCRATCH_REG_22 0x1250058337#define ACP_SCRATCH_REG_23 0x125005C338#define ACP_SCRATCH_REG_24 0x1250060339#define ACP_SCRATCH_REG_25 0x1250064340#define ACP_SCRATCH_REG_26 0x1250068341#define ACP_SCRATCH_REG_27 0x125006C342#define ACP_SCRATCH_REG_28 0x1250070343#define ACP_SCRATCH_REG_29 0x1250074344#define ACP_SCRATCH_REG_30 0x1250078345#define ACP_SCRATCH_REG_31 0x125007C346#define ACP_SCRATCH_REG_32 0x1250080347#define ACP_SCRATCH_REG_33 0x1250084348#define ACP_SCRATCH_REG_34 0x1250088349#define ACP_SCRATCH_REG_35 0x125008C350#define ACP_SCRATCH_REG_36 0x1250090351#define ACP_SCRATCH_REG_37 0x1250094352#define ACP_SCRATCH_REG_38 0x1250098353#define ACP_SCRATCH_REG_39 0x125009C354#define ACP_SCRATCH_REG_40 0x12500A0355#define ACP_SCRATCH_REG_41 0x12500A4356#define ACP_SCRATCH_REG_42 0x12500A8357#define ACP_SCRATCH_REG_43 0x12500AC358#define ACP_SCRATCH_REG_44 0x12500B0359#define ACP_SCRATCH_REG_45 0x12500B4360#define ACP_SCRATCH_REG_46 0x12500B8361#define ACP_SCRATCH_REG_47 0x12500BC362#define ACP_SCRATCH_REG_48 0x12500C0363#define ACP_SCRATCH_REG_49 0x12500C4364#define ACP_SCRATCH_REG_50 0x12500C8365#define ACP_SCRATCH_REG_51 0x12500CC366#define ACP_SCRATCH_REG_52 0x12500D0367#define ACP_SCRATCH_REG_53 0x12500D4368#define ACP_SCRATCH_REG_54 0x12500D8369#define ACP_SCRATCH_REG_55 0x12500DC370#define ACP_SCRATCH_REG_56 0x12500E0371#define ACP_SCRATCH_REG_57 0x12500E4372#define ACP_SCRATCH_REG_58 0x12500E8373#define ACP_SCRATCH_REG_59 0x12500EC374#define ACP_SCRATCH_REG_60 0x12500F0375#define ACP_SCRATCH_REG_61 0x12500F4376#define ACP_SCRATCH_REG_62 0x12500F8377#define ACP_SCRATCH_REG_63 0x12500FC378#define ACP_SCRATCH_REG_64 0x1250100379#define ACP_SCRATCH_REG_65 0x1250104380#define ACP_SCRATCH_REG_66 0x1250108381#define ACP_SCRATCH_REG_67 0x125010C382#define ACP_SCRATCH_REG_68 0x1250110383#define ACP_SCRATCH_REG_69 0x1250114384#define ACP_SCRATCH_REG_70 0x1250118385#define ACP_SCRATCH_REG_71 0x125011C386#define ACP_SCRATCH_REG_72 0x1250120387#define ACP_SCRATCH_REG_73 0x1250124388#define ACP_SCRATCH_REG_74 0x1250128389#define ACP_SCRATCH_REG_75 0x125012C390#define ACP_SCRATCH_REG_76 0x1250130391#define ACP_SCRATCH_REG_77 0x1250134392#define ACP_SCRATCH_REG_78 0x1250138393#define ACP_SCRATCH_REG_79 0x125013C394#define ACP_SCRATCH_REG_80 0x1250140395#define ACP_SCRATCH_REG_81 0x1250144396#define ACP_SCRATCH_REG_82 0x1250148397#define ACP_SCRATCH_REG_83 0x125014C398#define ACP_SCRATCH_REG_84 0x1250150399#define ACP_SCRATCH_REG_85 0x1250154400#define ACP_SCRATCH_REG_86 0x1250158401#define ACP_SCRATCH_REG_87 0x125015C402#define ACP_SCRATCH_REG_88 0x1250160403#define ACP_SCRATCH_REG_89 0x1250164404#define ACP_SCRATCH_REG_90 0x1250168405#define ACP_SCRATCH_REG_91 0x125016C406#define ACP_SCRATCH_REG_92 0x1250170407#define ACP_SCRATCH_REG_93 0x1250174408#define ACP_SCRATCH_REG_94 0x1250178409#define ACP_SCRATCH_REG_95 0x125017C410#define ACP_SCRATCH_REG_96 0x1250180411#define ACP_SCRATCH_REG_97 0x1250184412#define ACP_SCRATCH_REG_98 0x1250188413#define ACP_SCRATCH_REG_99 0x125018C414#define ACP_SCRATCH_REG_100 0x1250190415#define ACP_SCRATCH_REG_101 0x1250194416#define ACP_SCRATCH_REG_102 0x1250198417#define ACP_SCRATCH_REG_103 0x125019C418#define ACP_SCRATCH_REG_104 0x12501A0419#define ACP_SCRATCH_REG_105 0x12501A4420#define ACP_SCRATCH_REG_106 0x12501A8421#define ACP_SCRATCH_REG_107 0x12501AC422#define ACP_SCRATCH_REG_108 0x12501B0423#define ACP_SCRATCH_REG_109 0x12501B4424#define ACP_SCRATCH_REG_110 0x12501B8425#define ACP_SCRATCH_REG_111 0x12501BC426#define ACP_SCRATCH_REG_112 0x12501C0427#define ACP_SCRATCH_REG_113 0x12501C4428#define ACP_SCRATCH_REG_114 0x12501C8429#define ACP_SCRATCH_REG_115 0x12501CC430#define ACP_SCRATCH_REG_116 0x12501D0431#define ACP_SCRATCH_REG_117 0x12501D4432#define ACP_SCRATCH_REG_118 0x12501D8433#define ACP_SCRATCH_REG_119 0x12501DC434#define ACP_SCRATCH_REG_120 0x12501E0435#define ACP_SCRATCH_REG_121 0x12501E4436#define ACP_SCRATCH_REG_122 0x12501E8437#define ACP_SCRATCH_REG_123 0x12501EC438#define ACP_SCRATCH_REG_124 0x12501F0439#define ACP_SCRATCH_REG_125 0x12501F4440#define ACP_SCRATCH_REG_126 0x12501F8441#define ACP_SCRATCH_REG_127 0x12501FC442#define ACP_SCRATCH_REG_128 0x1250200443#endif444445446