Path: blob/master/sound/soc/mediatek/mt8186/mt8186-interconnection.h
26488 views
/* SPDX-License-Identifier: GPL-2.01*2* Mediatek MT8186 audio driver interconnection definition3*4* Copyright (c) 2022 MediaTek Inc.5* Author: Jiaxin Yu <[email protected]>6*/78#ifndef _MT8186_INTERCONNECTION_H_9#define _MT8186_INTERCONNECTION_H_1011/* in port define */12#define I_I2S0_CH1 013#define I_I2S0_CH2 114#define I_ADDA_UL_CH1 315#define I_ADDA_UL_CH2 416#define I_DL1_CH1 517#define I_DL1_CH2 618#define I_DL2_CH1 719#define I_DL2_CH2 820#define I_PCM_1_CAP_CH1 921#define I_GAIN1_OUT_CH1 1022#define I_GAIN1_OUT_CH2 1123#define I_GAIN2_OUT_CH1 1224#define I_GAIN2_OUT_CH2 1325#define I_PCM_2_CAP_CH1 1426#define I_ADDA_UL_CH3 1727#define I_ADDA_UL_CH4 1828#define I_DL12_CH1 1929#define I_DL12_CH2 2030#define I_DL12_CH3 531#define I_DL12_CH4 632#define I_PCM_2_CAP_CH2 2133#define I_PCM_1_CAP_CH2 2234#define I_DL3_CH1 2335#define I_DL3_CH2 2436#define I_I2S2_CH1 2537#define I_I2S2_CH2 2638#define I_I2S2_CH3 2739#define I_I2S2_CH4 284041/* in port define >= 32 */42#define I_32_OFFSET 3243#define I_CONNSYS_I2S_CH1 (34 - I_32_OFFSET)44#define I_CONNSYS_I2S_CH2 (35 - I_32_OFFSET)45#define I_SRC_1_OUT_CH1 (36 - I_32_OFFSET)46#define I_SRC_1_OUT_CH2 (37 - I_32_OFFSET)47#define I_SRC_2_OUT_CH1 (38 - I_32_OFFSET)48#define I_SRC_2_OUT_CH2 (39 - I_32_OFFSET)49#define I_DL4_CH1 (40 - I_32_OFFSET)50#define I_DL4_CH2 (41 - I_32_OFFSET)51#define I_DL5_CH1 (42 - I_32_OFFSET)52#define I_DL5_CH2 (43 - I_32_OFFSET)53#define I_DL6_CH1 (44 - I_32_OFFSET)54#define I_DL6_CH2 (45 - I_32_OFFSET)55#define I_DL7_CH1 (46 - I_32_OFFSET)56#define I_DL7_CH2 (47 - I_32_OFFSET)57#define I_DL8_CH1 (48 - I_32_OFFSET)58#define I_DL8_CH2 (49 - I_32_OFFSET)59#define I_TDM_IN_CH1 (56 - I_32_OFFSET)60#define I_TDM_IN_CH2 (57 - I_32_OFFSET)61#define I_TDM_IN_CH3 (58 - I_32_OFFSET)62#define I_TDM_IN_CH4 (59 - I_32_OFFSET)63#define I_TDM_IN_CH5 (60 - I_32_OFFSET)64#define I_TDM_IN_CH6 (61 - I_32_OFFSET)65#define I_TDM_IN_CH7 (62 - I_32_OFFSET)66#define I_TDM_IN_CH8 (63 - I_32_OFFSET)6768#endif697071